ILP based data parallel multi-task mapping/scheduling technique for MPSoC
暂无分享,去创建一个
[1] Tulika Mitra,et al. Integrated scratchpad memory optimization and task scheduling for MPSoC architectures , 2006, CASES '06.
[2] Francesco Poletti,et al. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[3] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[4] Jan M. Rabaey,et al. Scheduling of DSP programs onto multiprocessors for maximum throughput , 1993, IEEE Trans. Signal Process..
[5] S.G. Miremadi,et al. LTR: A low-overhead and reliable routing algorithm for network on chips , 2008, 2008 International SoC Design Conference.
[6] Samuel Williams,et al. The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .
[7] Xiaobo Sharon Hu,et al. Task scheduling and voltage selection for energy minimization , 2002, DAC '02.
[8] Nirwan Ansari,et al. A Genetic Algorithm for Multiprocessor Scheduling , 1994, IEEE Trans. Parallel Distributed Syst..
[9] Soonhoi Ha. Model-based Programming Environment of Embedded Software for MPSoC , 2007, 2007 Asia and South Pacific Design Automation Conference.
[10] S. Asano,et al. The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[11] Niraj K. Jha,et al. MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems , 1997, ICCAD 1997.