A digital time skew calibration technique for time-interleaved ADCs

In this paper, a digital time skew calibration technique for time-interleaved (TI) ADCs is presented. The time skew calibration for TI-ADCs in analog domain suffers from limited correction accuracy and additional jitter. And the proposed digital time skew calibration method estimates the polarity of the time skew through correlation of adjacent channels and corrects the time error by adopting adaptive fractional delay filters iteratively. Simulation results show that, in a 4-channel 1GS/s 12-bit TI-ADC system, the SFDR can be improved to 78dB by 5-order FIR filters within a calibration range of [-0.005/fs, +0.005/fs].

[1]  Andrzej Tarczynski,et al.  Evaluation of several variable FIR fractional-sample delay filters , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[2]  Gregory W. Wornell,et al.  Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[3]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[4]  Yuanjin Zheng,et al.  A statistic based time skew calibration method for time-interleaved ADCs , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  Stephen H. Lewis,et al.  Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Yong Ching Lim,et al.  Time-Interleaved Analog-to-Digital-Converter Compensation Using Multichannel Filters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Shing-Chow Chan,et al.  Design and Multiplierless Realization of Digital Synthesis Filters for Hybrid-Filter-Bank A/D Converters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[10]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  U. Madhow,et al.  Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter , 2005, IEEE Transactions on Microwave Theory and Techniques.

[12]  Kenneth W. Martin,et al.  A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Huawen Jin,et al.  A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .

[15]  Stephen H. Lewis,et al.  Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Jean-François Naviner,et al.  Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Anantha Chandrakasan,et al.  22.4 A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[18]  Jieh-Tsorng Wu,et al.  A Multiphase Timing-Skew Calibration Technique Using Zero-Crossing Detection , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.