Event-Based Power/Performance-Aware Thermal Management for High-Density Microprocessors

The density of modern microprocessors is so high, that operating all their units at full power would destroy them by thermal runaway. Hence, thermal control is vital, but at the same time has to integrate with power/performance management, to not unduly limit computational speed. In addition, the controller must be simple and computationally light, as millisecond-scale response is required. Finally, since microprocessors face a variety of operating conditions, postsilicon tuning is an issue. We here present a solution, by exploiting event-based control and a hardware/software partition to maximize efficiency, lightness, and flexibility. We show experiments on real hardware, evidencing the obtained advantages over the state of the art.

[1]  Hong Guo,et al.  An efficient task mapping algorithm with power-aware optimization for network on chip , 2016, J. Syst. Archit..

[2]  Marios C. Papaefthymiou,et al.  Computational sprinting , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[3]  Narayanan Vijaykrishnan,et al.  Interconnect and thermal-aware floorplanning for 3D microprocessors , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[4]  Afwarman Manaf,et al.  On performance of kernel based and embedded Real-Time Operating System: Benchmarking and analysis , 2011, 2011 International Conference on Advanced Computer Science and Information Systems.

[5]  Damien Hardy,et al.  Estimation of Cache Related Migration Delays for Multi-Core Processors with Shared Instruction Caches , 2009 .

[6]  Norbert Wehn,et al.  Reliable on-chip systems in the nano-era: Lessons learnt and future trends , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Radu Marculescu,et al.  Dynamic power management for multidomain system-on-chip platforms , 2013, ACM Trans. Design Autom. Electr. Syst..

[8]  Alon Naveh,et al.  Power management architecture of the 2nd generation Intel® Core microarchitecture, formerly codenamed Sandy Bridge , 2011, IEEE Hot Chips Symposium.

[9]  Michael Taylor.  A landscape of the new dark silicon design regime , 2013 .

[10]  Paul Bogdan,et al.  Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization , 2015, NOCS.

[11]  José Ignacio Hidalgo,et al.  Adaptive Task Migration Policies for Thermal Control in MPSoCs , 2010, ISVLSI.

[12]  Giovanni De Micheli,et al.  Multicore thermal management using approximate explicit model predictive control , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[13]  Alberto Leva,et al.  Event-based control as an enabler for high power density processors , 2016, 2016 Second International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP).

[14]  Jörg Henkel,et al.  COOL: control-based optimization of load-balancing for thermal behavior , 2012, CODES+ISSS '12.

[15]  Nicolas Marchand,et al.  Fast predictive control of micro controller's energy-performance tradeoff , 2009, 2009 IEEE Control Applications, (CCA) & Intelligent Control, (ISIC).

[16]  Andrea Bartolini,et al.  Thermal models characterization for reliable temperature capping and performance optimization in Multiprocessor Systems on Chip , 2012, 2012 American Control Conference (ACC).

[17]  Alberto Leva,et al.  Tuning of event-based industrial controllers with simple stability guarantees , 2013 .

[18]  Alberto Bemporad,et al.  Cabin heat thermal management in hybrid vehicles using model predictive control , 2014, 22nd Mediterranean Conference on Control and Automation.

[19]  Radu Marculescu,et al.  Dynamic power management for multicores: Case study using the intel SCC , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[20]  Robert Shorten,et al.  Necessary and sufficient conditions for the existence of a common quadratic Lyapunov function for a finite number of stable second order linear time‐invariant systems , 2002 .

[21]  Kumpati S. Narendra,et al.  On the existence of a common quadratic Lyapunov function for two stable second order LTI discrete-time systems , 2001, Proceedings of the 2001 American Control Conference. (Cat. No.01CH37148).

[22]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[23]  Luca Benini,et al.  Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures , 2008, 2008 Design, Automation and Test in Europe.

[24]  Xi Yang,et al.  Power and Performance of Native and Java Benchmarks on 130nm to 32nm Process Technologies , 2010 .

[25]  Siavash Ebrahimi,et al.  Analysis of critical thermal issues in 3D integrated circuits , 2016 .

[26]  Luca Benini,et al.  Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization , 2008, 2008 Design, Automation and Test in Europe.

[27]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[28]  Luca Benini,et al.  Thermal and Energy Management of High-Performance Multicores: Distributed and Self-Calibrating Model-Predictive Controller , 2013, IEEE Transactions on Parallel and Distributed Systems.

[29]  Giovanni De Micheli,et al.  A control theory approach for thermal balancing of MPSoC , 2009, 2009 Asia and South Pacific Design Automation Conference.

[30]  Xiangjie Liu,et al.  Robust constrained state feedback IH-MPC based on LMI for a PWR nuclear power plant , 2014, Proceeding of the 11th World Congress on Intelligent Control and Automation.

[31]  Kathryn S. McKinley,et al.  Power and Performance of Native and Java Benchmarks on 130 nm to 32 nm Process Technologies , 2010 .

[32]  Tongquan Wei,et al.  Peak Temperature Minimization via Task Allocation and Splitting for Heterogeneous MPSoC Real-Time Systems , 2016, J. Signal Process. Syst..

[33]  Margaret Martonosi,et al.  Techniques for Multicore Thermal Management: Classification and New Exploration , 2006, ISCA 2006.

[34]  Pedro Trancoso,et al.  Scalable and Dynamic Global Power Management for Multicore Chips , 2015, PARMA-DITAM '15.

[35]  Mahmood Fathy,et al.  Energy efficient 3D Hybrid processor-memory architecture for the dark silicon age , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).