Analysis and evaluation of multisite testing for VLSI

This paper deals with multisite testing of VLSI chips in a manufacturing environment. Multisite testing is analyzed and evaluated using device-under-test (DUT) parameters (such as yield and average number of faults per DUT) as well as test process features (such as number of channels, fault coverage, and touchdown time for the head). The presence of idle time periods and their impact on the multisite test time is analyzed in depth. Two hybrid testing scenarios which combine built-in self-test (BIST) and automatic test equipment (ATE) are proposed and analytical models are provided to establish the corresponding multisite test time. It is shown that a hybrid approach based on screening chips through a BIST stage improves the performance of multisite test and allows a better utilization of channels in the head of an ATE.

[1]  Fabrizio Lombardi,et al.  Hybrid multisite testing at manufacturing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Fabrizio Lombardi,et al.  Test time reduction in a manufacturing environment by combining BIST and ATE , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[3]  Mehrdad Nourani,et al.  Testing high-speed SoCs using low-speed ATEs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[4]  Nur A. Touba,et al.  Hybrid BIST based on weighted pseudo-random testing: a new test resource partitioning scheme , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[5]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[6]  CurvesJos,et al.  Fitting Tester Yield , 2001 .

[7]  Raimund Ubar,et al.  Test cost minimization for hybrid BIST , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[8]  H. Yasuura,et al.  Analysis and minimization of test time in a combined BIST and external test approach , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[9]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[10]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[11]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[12]  Thomas J. Snethen,et al.  Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chip , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Janak H. Patel,et al.  New Techniques for Deterministic Test Pattern Generation , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[14]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[15]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[16]  Thomas Williams,et al.  Test Length in a Self-Testing Environment , 1985, IEEE Design & Test of Computers.

[17]  Prathima Agrawal,et al.  Fault coverage requirement in production testing of LSI circuits , 1982 .

[18]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.