Improving topological ATPG with symbolic techniques

This paper presents a new approach to Automatic Test Pattern Generation for sequential circuits. Traditional topological algorithms nowadays are able to deal with very large circuits, but often fail when highly sequential subnetworks are found. On the other hand, symbolic techniques based on Binary Decision Diagrams proved themselves very efficient on small or medium circuits, no matter their sequential complexity. A state-of-the-art structural ATPG is extended by identifying some critical areas in the circuit and resorting to symbolic techniques when such areas need to be considered. Experimental results prove that the combined approach considerably enhances fault coverage while reducing CPU time when compared to a purely topological approach.

[1]  Kewal K. Saluja,et al.  An Efficient Algorithm for Sequential Circuit Test Generation , 1993, IEEE Trans. Computers.

[2]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[3]  Elizabeth M. Rudnick,et al.  Application of simple genetic algorithms to sequential circuit test generation , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[4]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[5]  Janak H. Patel,et al.  PROOFS: a fast, memory-efficient sequential circuit fault simulator , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Gianpiero Cabodi,et al.  Full symbolic ATPG for large circuits , 1994, Proceedings., International Test Conference.

[7]  Fabio Somenzi,et al.  Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Kazumi Hatayama,et al.  Sequential test generation based on real-valued logic simulation , 1992, Proceedings International Test Conference 1992.

[9]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  Gianpiero Cabodi,et al.  Detecting hard faults with combined approximate forward/backward symbolic techniques , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Prathima Agrawal,et al.  CONTEST: a concurrent test generator for sequential circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[12]  Paolo Prinetto,et al.  An automatic test pattern generator for large sequential circuits based on Genetic Algorithms , 1994, Proceedings., International Test Conference.

[13]  Prathima Agrawal,et al.  Sequential Circuit Test Generation on a Distributed System , 1993, 30th ACM/IEEE Design Automation Conference.

[14]  Daniel G. Saab,et al.  CRIS: A test cultivation program for sequential VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[15]  Heinrich Theodor Vierhaus,et al.  Testability analysis for test generation in synchronous sequential circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.