A Novel DBC Layout for Current Imbalance Mitigation in SiC MOSFET Multichip Power Modules

This letter proposes a novel direct bonded copper (DBC) layout for mitigating the current imbalance among the paralleled SiC MOSFET dies in multichip power modules. Compared to the traditional layout, the proposed DBC layout significantly reduces the circuit mismatch and current coupling effect, which consequently improves the current sharing among the paralleled SiC MOSFET dies in power module. Mathematic analysis and circuit model of the DBC layout are presented to elaborate the superior features of the proposed DBC layout. Simulation and experimental results further verify the theoretical analysis and current balancing performance of the proposed DBC layout.

[1]  J. Kolar,et al.  Ultra-Low-Inductance Power Module for Fast Switching Semiconductors , 2013 .

[2]  Stig Munk-Nielsen,et al.  Circuit mismatch influence on performance of paralleling silicon carbide MOSFETs , 2014, 2014 16th European Conference on Power Electronics and Applications.

[3]  Xiongfei Wang,et al.  SiC MOSFETs based split output half bridge inverter: Current commutation mechanism and efficiency analysis , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[4]  Leon M. Tolbert,et al.  Stray Inductance Reduction of Commutation Loop in the P-cell and N-cell-Based IGBT Phase Leg Module , 2014, IEEE Transactions on Power Electronics.

[5]  Stig Munk-Nielsen,et al.  Circuit mismatch and current coupling effect influence on paralleling SiC MOSFETs in multichip power modules , 2015 .

[6]  K.D.T. Ngo,et al.  SiC Wirebond Multichip Phase-Leg Module Packaging Design and Testing for Harsh Environment , 2010, IEEE Transactions on Power Electronics.

[7]  Stig Munk-Nielsen,et al.  Challenges in Switching SiC MOSFET without Ringing , 2014 .

[8]  Leon M. Tolbert,et al.  High temperature packaging of 50 kW three-phase SiC power module , 2011, 8th International Conference on Power Electronics - ECCE Asia.

[9]  A. Consoli,et al.  Effects of the Internal Layout on the Performance of IGBT Power Modules , 1999 .

[10]  G. K. Moghaddam,et al.  Design considerations and performance evaluation of 1200 V, 100 a SiC MOSFET based converter for high power density application , 2013, 2013 IEEE Energy Conversion Congress and Exposition.

[11]  Xiongfei Wang,et al.  Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs , 2016, IEEE Transactions on Power Electronics.

[12]  D. Boroyevich,et al.  A 1200-V, 60-A SiC MOSFET Multichip Phase-Leg Module for High-Temperature, High-Frequency Applications , 2014, IEEE Transactions on Power Electronics.

[13]  Leon M. Tolbert,et al.  Reduction of stray inductance in power electronic modules using basic switching cells , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[14]  L. Tolbert,et al.  Active current balancing for parallel-connected silicon carbide MOSFETs , 2013, 2013 IEEE Energy Conversion Congress and Exposition.

[15]  Hans-Peter Nee,et al.  Experimental investigations of static and transient current sharing of parallel-connected silicon carbide MOSFETs , 2013, 2013 15th European Conference on Power Electronics and Applications (EPE).