Flexible, Scaleable Hardware Architecture for GigaOp to TeraOp Space Missions
暂无分享，去创建一个
To meet the on-board processing needs of many of tomorrow's commercial, scientific, and military satellites, a mix (numbered in the hundreds) of general purpose, special purpose, application specific, and reconfigurable processors will need to work together efficiently. We focus on the strategy for interconnecting these processing nodes in a reliable, flexible manner to insure data transfer rates are maximized and data accuracy is guaranteed.
[1] David Ngo,et al. Next generation space computing - A high-performance, adaptable, on-board payload processor for Air Force and NASA space applications , 2000 .
[2] J. Nedeau,et al. Improved Space Computer Program (ISCP): Very high throughput processing for 21/sup st/ century satellites , 1997, 1997 IEEE Aerospace Conference.
[3] M. Harris,et al. An open architecture for next generation space onboard processing , 1999, Gateway to the New Millennium. 18th Digital Avionics Systems Conference. Proceedings (Cat. No.99CH37033).