A phase-locked loop (PLL) frequency synthesizer with high switching speed is proposed. Mobile communication networks are evolving towards microcellulars operating in narrowband TDMA and microwave bands to meet the rapidly increasing demands for both voice and data services. Therefore, synthesizers with high switching speed are required for the realization. However, it will be difficult for conventional synthesizers to provide switching times of shorter than 1 ms. The PLL synthesizer proposed is composed entirely of digital signal processors except for a voltage-controlled oscillator (VCO). The VCO control signal is derived by the subtraction of the linear reference phase and the feedback phase; therefore, it does not need the band-limited loop filter which limits the ability of the loop to switch fast. The experimental results show that it can provide switching times as short as 0.1 ms, which is 10/sup 2/ approximately 10/sup 3/ times higher than conventional PLL synthesizers, and spurs of less than -60 dB. >
[1]
Masao Nakagawa,et al.
DSP‐type first‐order digital phase‐locked loop using linear phase detector
,
1986
.
[2]
W. C. Y. Lee,et al.
Overview of cellular CDMA
,
1991
.
[3]
B. Gold,et al.
A digital frequency synthesizer
,
1971
.
[4]
H. Suzuki,et al.
State-preserving intermittently-locked loop (SPILL) frequency synthesizer for portable radio
,
1989
.
[5]
Robert M. Gagliardi,et al.
Effect of PLL frequency synthesizer in FSK frequency-hopped communications
,
1989,
IEEE Trans. Commun..
[6]
William F. Egan,et al.
Frequency synthesis by phase lock
,
1981
.
[7]
Masao Nakagawa,et al.
A new PLL-FM modulator with rapid acquisition time
,
1990,
IEEE International Symposium on Circuits and Systems.
[8]
W.C.Y. Lee,et al.
Spectrum efficiency in cellular (radio)
,
1989
.
[9]
Vadim Manassewitsch,et al.
Frequency Synthesizers: Theory and Design
,
1976
.