A design for high speed leading-zero counter

Leading-zero counter (LZC) is a basic component in floating point operation. This paper aims at speeding up the operation of LZC. Based on new derived Boolean functions and complex logic gates, 8-bit LZC circuit is accomplished. Moreover, 16-bit LZC architecture is implemented in Xilinx field-programmable gate array (FPGA) and 32-bit LZC structure is realized on the platform of Application Specific Integrated Circuit (ASIC) in 65nm technology. Synthesis results are obtained on their special platforms. By comparison, our proposed design is faster than the reported designs.

[1]  Vojin G. Oklobdzija,et al.  An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.

[3]  Kevin J. Nowka,et al.  Leading zero anticipation and detection-a comparison of methods , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[4]  K. Neelima,et al.  A Novel High Speed Leading Zero Counter For Floating Point Units , 2012 .

[5]  Vladimir V. Stanković,et al.  Modular Design Of Fast Leading Zeros Counting Circuit , 2015 .

[6]  Erdem Hokenek,et al.  Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit , 1990, IBM J. Res. Dev..

[7]  Giorgos Dimitrakopoulos,et al.  Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.