Advances in bipolar VLSI

Bipolar IC processes are reviewed, and the impact of BiCMOS technology on bipolar VLSI is discussed. The discussion covers standard emitter-coupled-logic (ECL) circuit configuration, on-chip line driving, output circuitry, series gating, ECL versus CML (current-mode logic), differential logic, noise margins, interconnect capacitance, bipolar VLSI transistor design and scaling, and processes for ECL VLSI. >

[1]  H. Shiba,et al.  A new polysilicon process for a bipolar device—PSA technology , 1979, IEEE Transactions on Electron Devices.

[2]  Sealed-interface local oxidation technology , 1982, IEEE Transactions on Electron Devices.

[3]  J. Zoutendyk.  Soft-Error Generation Due to Heavy-Ion Tracks in Bipolar Integrated Circuits , 1984 .

[4]  S. Konaka,et al.  Si Bipolar Multi-Gbit/s Logic Family Using Super Self-Aligned Process Technology , 1984 .

[5]  M. Vora,et al.  A sub-100 picosecond bipolar ECL technology , 1985, 1985 International Electron Devices Meeting.

[6]  Hiroshi Goto,et al.  A New Isolation Technology for Bipolar VLSI Logic (IOP-L) , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.

[7]  T. Sakai,et al.  A New Bipolar Transistor Structure for Very High Speed VLSI , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.

[8]  E. M. Buturla,et al.  VLSI wiring capacitance , 1985 .

[9]  M. Suzuki,et al.  Prospects of SST technology for high speed LSI , 1985, 1985 International Electron Devices Meeting.

[10]  G. Li,et al.  A sub-50 ps single poly planar bipolar technology , 1988, Technical Digest., International Electron Devices Meeting.

[11]  Albert Seidl,et al.  CAPCAL-a 3-D capacitance solver for support of CAD systems , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Erich Barke,et al.  Line-to-ground capacitance calculation for VLSI: a comparison , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Atsushi Ohba,et al.  A 209 k-transistor ECL gate array with RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[14]  H. R. Kaupp.  Waveform degradation in VLSI interconnections , 1989 .

[15]  T. Chan,et al.  Performance and hot-carrier reliability of deep-submicrometer CMOS , 1989, International Technical Digest on Electron Devices Meeting.

[16]  T. Hori.  1/4- mu m LATID (LArge-Tilt-angle Implanted Drain) technology for 3.3-V operation , 1989, International Technical Digest on Electron Devices Meeting.

[17]  R.L. Treadway.  DC analysis of current mode logic , 1989, IEEE Circuits and Devices Magazine.

[18]  G. Wilson.  Future high performance ECL microprocessors , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.