A multilevel-cell 32 Mb flash memory

A flash memory with multilevel cell significantly reduces the memory per-bit cost. A 32 Mb multilevel-cell (MLC) flash memory storing two bits of data per cell achieves 32 Mb memory storage capacity using 16 M flash memory cells. This 32 Mb flash memory on a 0.6 /spl mu/m process has a 2.0/spl times/1.8 /spl mu/m/sup 2/ flash cell. In MLC operation, the logical flash memory cell achieves two bits per cell using four possible states, defined by four flash cell threshold voltage ranges. The relationship between the threshold voltage ranges stored in the first memory cell and the corresponding logic levels is shown in this paper, which also shows a plot of the four threshold voltage distributions, each with a separation range.

[1]  Shinichi Kobayashi,et al.  A 60-ns 16-Mb flash EEPROM with program and erase sequence controller , 1991 .

[2]  Y. Iyama,et al.  A 62ns 16Mb CMOS EPROM With Address Transition Detection Technique , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  T. Yoshihara,et al.  A 60ns 16Mb Flash EEPROM With Program And Erase Sequence Controller , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Alan Baker,et al.  A 3.3 V 16 Mb flash memory with advanced write automation , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.