Code Generation From MATLAB – Simulink Models

Nowadays, computational tools are indispensable in the design of electronic circuits due to the increase in complexity of electronic circuits and the need to manage large amounts of related data to design. The development of new methodologies and tools has become a strategic area in the development of new technologies, in particular the development of CAD (Computer Aided Design) tools. CAD tools can be best understood as design information management systems, along with the creation of graphic based input and simulations of the designs are created. These simulations can be used, shared, published, republished and reused in different formats, scales and levels of detail.

[1]  Jie-Hong Roland Jiang,et al.  Automatic Decoder Synthesis: Methods and Case Studies , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Ian Grout,et al.  Acquired Experiences With Computational Tool MS 2 SV Used in Electronic Circuit Design , 2013 .

[3]  J. Ryan,et al.  Generating VHDL-AMS Models of Digital-to-Analogue Converters From MATLAB®/SIMULINK® , 2007, 2007 International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems. EuroSime 2007.

[4]  Tiziano Villa,et al.  Complexity of two-level logic minimization , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Christian Haubelt,et al.  Electronic System-Level Synthesis Methodologies , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Alan P. Su.  Application of ESL Synthesis on GSM Edge algorithm for base station , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Krishnendu Chakrabarty,et al.  Counter-Based Output Selection for Test Response Compaction , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Gajski,et al.  Guest Editors' Introduction: New VLSI Tools , 1983, Computer.

[9]  Silva,et al.  SF^2HDL： A Computational Tool of State Transition Diagram Translation , 2013 .

[10]  Diana Marculescu,et al.  Guest Editorial Special Section on PAR-CAD: Parallel CAD Algorithms and CAD for Parallel Architectures/Systems , 2012, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Agam Kumar Tyagi,et al.  MATLAB and SIMULINK for Engineers , 2012 .

[12]  Jussi H. Poikonen,et al.  On Synthesis of Boolean Expressions for Memristive Devices Using Sequential Implication Logic , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Zhi-Qiang Liu,et al.  Research and Application of Code Automatic Generation Algorithm Based on Structured Flowchart , 2011, J. Softw. Eng. Appl..

[14]  Eduardo de la Torre,et al.  Design methodologies based on hardware description languages , 1999, IEEE Trans. Ind. Electron..

[15]  Ian M. Bell,et al.  Automated Model Generation Algorithm for High-Level Fault Modeling , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Bogdan Sbarcea,et al.  Automatic Conversion of MatLab / Simulink Models to HDL Models , 2004 .

[17]  Tiziano Villa,et al.  An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Kristina Lundqvist,et al.  A tool for translating VHDL to finite state machines , 2003, Digital Avionics Systems Conference, 2003. DASC '03. The 22nd.

[19]  Anzhela Yu. Matrosova,et al.  Self-checking FSM design with observing only FSM outputs , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).

[20]  Tom J. Kazmierski,et al.  VHDL‐AMS based genetic optimisation of fuzzy logic controllers , 2007 .

[21]  D. B. Keogh.  The State Diagram of HDB3 , 1984, IEEE Trans. Commun..

[22]  Nachiket Kapre,et al.  ${\rm SPICE}^2$: Spatial Processors Interconnected for Concurrent Execution for Accelerating the SPICE Circuit Simulator Using an FPGA , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  L. G. Pedroso Meloni,et al.  Performance Measurement Simulations for Analog-to-Digital Converters , 2012, IEEE Latin America Transactions.

[24]  M.S. Mirotznik.  Translating Matlab programs into C code [Software reviews] , 1996, IEEE Spectrum.

[25]  Alan V. Oppenheim,et al.  Signals & systems (2nd ed.) , 1996 .

[26]  Alexandre Cesar Rodrigues da Silva,et al.  Contribuição a minimização e simulação de circuitos logicos , 1989 .

[27]  Alexandre César Rodrigues da Silva,et al.  Metodologia para síntese automática de máquinas de estados finitos baseada em descrição em alto nível de abstração , 2013 .

[28]  J. C. W. A. Costa,et al.  VHDL Implementation of a Flexible and Synthesizable FFT Processor , 2012, IEEE Latin America Transactions.

[29]  Hiren D. Patel,et al.  synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Steven T. Karris.  Introduction to Stateflow with Applications , 2007 .

[31]  Sikun Li,et al.  Inferring assertion for complementary synthesis , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[32]  Leandro de Oliveira Tancredo.  TAB2VHDL: um ambiente de síntese lógica para máquinas de estados finitos , 2002 .

[33]  Ronald Tocci,et al.  Digital Systems: Principles and Applications , 1977 .

[34]  N. Speciale,et al.  Construction of VHDL-AMS simulator in Matlab , 2003, Proceedings of the 2003 IEEE International Workshop on Behavioral Modeling and Simulation.