Characteristics of the Series Resistance Extracted From Si Nanowire FETs Using the $Y$ -Function Technique

The series resistance, R sd in silicon nanowire FETs (Si-NWFET) is extracted unambiguously, using the Y -function technique, in conjunction with the drain current and transconductance data. The volume channel inversion in Si-NWFET renders the charge carriers relatively free of the surface scattering and concomitant degradation of mobility. As a result, the Y -function of Si-NWFET is shown to exhibit a linear behavior in strong inversion, thereby enabling accurate extraction of R sd. The technique is applied to nanowire devices with channel lengths 82, 86, 96, 106, 132, and 164 nm, respectively. The extracted R sd values are shown nearly flat with respect to the gate voltage, as expected from Ohmic contacts but showed a large variation for all channel lengths examined. This indicates the process parameters involved in the formation of series contacts vary considerably from device to device. The present method only requires a single device for extraction of R sd and the iteration procedure for data fitting is fast and stable.

[1]  M. Lundstrom,et al.  Essential physics of carrier transport in nanoscale MOSFETs , 2002 .

[2]  Ru Huang,et al.  Investigation of Low-Frequency Noise in Silicon Nanowire MOSFETs , 2009, IEEE Electron Device Letters.

[3]  Donggun Park,et al.  Investigation of nanowire size dependency on TSNWFET , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  B. Ryu,et al.  Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.

[5]  François Léonard,et al.  Size-dependent effects on electrical contacts to nanotubes and nanowires. , 2006, Physical review letters.

[6]  Gerard Ghibaudo,et al.  New approach for the extraction of gate voltage dependent series resistance and channel length reduction in CMOS transistors , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.

[7]  D. Fleury,et al.  New Y-function-based methodology for accurate extraction of electrical parameters on nano-scaled MOSFETs , 2008, 2008 IEEE International Conference on Microelectronic Test Structures.

[8]  H. A. Hamid,et al.  Explicit continuous model for long-channel undoped surrounding gate MOSFETs , 2005, IEEE Transactions on Electron Devices.

[9]  Sung-Mo Kang,et al.  Fringing field effects on electrical resistivity of semiconductor nanowire-metal contacts , 2008 .

[10]  Yuan Taur,et al.  MOSFET channel length: extraction and interpretation , 2000 .

[11]  Mansun Chan,et al.  A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body , 2008, IEEE Transactions on Electron Devices.

[12]  G. Ghibaudo,et al.  New method for parameter extraction in deep submicrometer MOSFETs , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).

[13]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[14]  Hyungcheol Shin,et al.  Investigation of mobility in twin silicon nanowire MOSFETs (TSNWFETs) , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[15]  Gerard Ghibaudo,et al.  New method for the extraction of MOSFET parameters , 1988 .

[16]  H. Ruda,et al.  Influence of contacts on the conductivity of thin wires , 1998 .

[17]  Ru Huang,et al.  Analog/RF Performance of Si Nanowire MOSFETs and the Impact of Process Variation , 2007, IEEE Transactions on Electron Devices.

[18]  T. Hiramoto,et al.  Experimental study of mobility in [110]- and [100]-directed multiple silicon nanowire GAA MOSFETs on (100) SOI , 2008, 2008 Symposium on VLSI Technology.

[19]  T. Hiramoto,et al.  Mobility enhancement due to volume inversion in [110]-oriented ultra-thin body double-gate nMOSFETs with body thickness less than 5 nm , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[20]  Hsing-Hui Hsu,et al.  Fabrication and Characterization of Multiple-Gated Poly-Si Nanowire Thin-Film Transistors and Impacts of Multiple-Gate Structures on Device Fluctuations , 2008, IEEE Transactions on Electron Devices.

[21]  Shigeo Satoh,et al.  Novel Extraction Method for Size-Dependent Mobility Based on BSIM3-Like Compact Model , 2005 .