Recently, NAND flash memories are used for storage devices because of fast access speed and low-power. However, applications of FTL on low power computing devices lead to heavy workloads which result in a memory requirement and an implementation overhead. Consequently, studies of B+-Tree on ∙제1저자 : 김선환 ∙교신저자 : 곽종욱 ∙투고일 : 2015. 3. 4, 심사일 : 2015. 4. 30, 게재확정일 : 2015. 6. 8. * 영남대학교 컴퓨터공학과(Department of Computer Engineering, Yeungnam University) ※ 이 논문은 2014년도 정부(교육부)의 재원으로 한국연구재단의 지원을 받아 수행된 기초연구사업임. (No. NRF-2014R1A1A2057146) 2 Journal of The Korea Society of Computer and Information June 2015 embedded devices without the FTL have been proposed. The studies of B+-Tree are optimized for performance of inserting and updating records, considering to disadvantages of the NAND flash memory that it can not support in-place update. However, if a general garbage collection method is applied to the previous studies of B+-Tree, a performance of the B+-Tree is reduced, because it generates a rearrangement of the B+-Tree by changing of page positions on the NAND flash memory. Therefor, we propose a novel garbage collection method which can apply to the B+-Tree based on the NAND flash memory without the FTL. The proposed garbage collection method does not generate a rearrangement of the B+-Tree by using a block information table and a proxy block. We implemented the B+-Tree and μ -Tree with the proposed garbage collection on physical devices with the NAND flash memory. In experiment results, the proposed garbage collection scheme compared to greedy algorithm garbage collection scheme increased the number of inserted keys by up to about 73% on B+-Tree and decreased elapsed time of garbage collection by up to about 39% on μ-Tree. ▸
[1]
Mi-Yen Yeh,et al.
An Adaptive Endurance-Aware ${B^+}$ -Tree for Flash Memory Storage Systems
,
2014,
IEEE Transactions on Computers.
[2]
Sang-Won Lee,et al.
Dynamic in-page logging for flash-aware B-tree index
,
2009,
CIKM.
[3]
Guoliang Li,et al.
A survey of address translation technologies for flash memories
,
2014,
CSUR.
[4]
Jin-Soo Kim,et al.
μ*-Tree: An Ordered Index Structure for NAND Flash Memory with Adaptive Page Layout Scheme
,
2013,
IEEE Trans. Computers.
[5]
Tei-Wei Kuo,et al.
MLC-flash-friendly logging and recovery for databases
,
2013,
SAC '13.
[6]
Tae-Sun Chung,et al.
FTL algorithms for NAND-type flash memories
,
2011,
Des. Autom. Embed. Syst..
[7]
Michael Wu,et al.
eNVy: a non-volatile, main memory storage system
,
1994,
ASPLOS VI.
[8]
Jin-Soo Kim,et al.
mu-tree: an ordered index structure for NAND flash memory
,
2007,
EMSOFT.
[9]
Xiang Li,et al.
A New Dynamic Hash Index for Flash-Based Storage
,
2008,
2008 The Ninth International Conference on Web-Age Information Management.
[10]
Sungjin Lee,et al.
Improving Performance and Capacity of Flash Storage Devices by Exploiting Heterogeneity of MLC Flash Memory
,
2014,
IEEE Transactions on Computers.
[11]
Tei-Wei Kuo,et al.
Improving Flash Wear-Leveling by Proactively Moving Static Data
,
2010,
IEEE Transactions on Computers.
[12]
Ching-Che Chung,et al.
A high-performance wear-leveling algorithm for flash memory system
,
2012,
IEICE Electron. Express.