Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical Results

Metal-oxide-semiconductor (MOS) logic elements offer advantages over bipolar logic elements, such as smaller size, complexity, and power consumption, as well as more flexibility and versatility. Since MOS is playing a major role in large-scale integration (LSI), synthesis of MOS networks with a large number of variables is very important.

[1]  Michael R. Paige.  Synthesis of Diagnosable FET Networks , 1973, IEEE Transactions on Computers.

[2]  Tadao Kasami,et al.  Minimal Negative Gate Networks , 1972, IEEE Transactions on Computers.

[3]  TSO-KAI LIU,et al.  Synthesis Algorithms for 2-level MOS Networks , 1975, IEEE Transactions on Computers.

[4]  J.J. Liu,et al.  A Direct Method of Computing the GNAF of an Integer , 1975, IEEE Transactions on Computers.

[5]  Hung Chi Lai,et al.  Minimization of Logic Networks Under a Generalized Cost Function , 1976, IEEE Transactions on Computers.

[6]  S. Muroga,et al.  Synthesis of Networks with a Minimum Number of Negative Gates , 1971, IEEE Transactions on Computers.

[7]  Stephen Y. H. Su,et al.  Computer-Aided Synthesis or Multiple-Output Multilevel NAND Networks witk Fan-in and Fan-out Constraints , 1971, IEEE Transactions on Computers.

[8]  Toshihide Ibaraki.  Gate-Interconnection Minimization of Switching Networks Using Negative Gates , 1971, IEEE Transactions on Computers.

[9]  S. M Reddy,et al.  Easily testable realizations for logic functions , 1973 .

[10]  R. Dandapani,et al.  On the Design of Logic Networks with Redundancy and Testability Considerations , 1974, IEEE Transactions on Computers.

[11]  Paul G. Hoel,et al.  Introduction to Probability Theory , 1972 .

[12]  Tso-Kai Liu.  Synthesis of logic networks with mos complex cells , 1972 .

[13]  Ben Bennetts,et al.  Recent Developments in the Theory and Practice of Testable Logic Design* , 1976, Computer.