Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits
暂无分享,去创建一个
Kavita Khare | Tarun Kumar Gupta | Ajay Kumar Dadoria | T. Gupta | K. Khare | N. Khare | Nilay Khare
[1] Cristina Meinhardt,et al. Predictive evaluation of electrical characteristics of sub-22 nm FinFET technologies under device geometry variations , 2014, Microelectron. Reliab..
[2] Kaushik Roy,et al. Low-Power CMOS VLSI Circuit Design , 2000 .
[3] James Tschanz,et al. Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors , 2002, DAC '02.
[4] Jun-Cheol Park,et al. Sleepy Stack Reduction of Leakage Power , 2004, PATMOS.
[5] Kavita Khare,et al. Lector with Footed-Diode Inverter: A Technique for Leakage Reduction in Domino Circuits , 2013, Circuits Syst. Signal Process..
[6] Mark C. Johnson,et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[7] Cristina Meinhardt,et al. Impact of PVT variability on 20 nm FinFET standard cells , 2015, Microelectron. Reliab..
[8] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.
[9] N. Ranganathan,et al. LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] R. A. Mishra,et al. Leakage power and delay analysis of LECTOR based CMOS circuits , 2011, 2011 2nd International Conference on Computer and Communication Technology (ICCCT-2011).
[11] Kaushik Roy,et al. High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness , 2000, Proceedings 2000 International Conference on Computer Design.
[12] Anish Muttreja,et al. FinFET Circuit Design , 2011 .
[13] Mauro Olivieri,et al. Effect of NBTI/PBTI aging and process variations on write failures in MOSFET and FinFET flip-flops , 2015, Microelectron. Reliab..
[14] Ramesh Vaddi,et al. Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic , 2010, Microelectron. J..
[15] E. Suzuki,et al. Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thicknesses , 2007, IEEE Electron Device Letters.
[16] Volkan Kursun,et al. FinFET domino logic with independent gate keepers , 2009, Microelectron. J..
[17] Kai Liao,et al. Low power adiabatic logic based on FinFETs , 2013, Science China Information Sciences.
[18] T. Sekigawa,et al. 4-terminal FinFETs with high threshold voltage controllability , 2004, Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC..
[19] Behzad Ebrahimi,et al. A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..
[20] Niraj K. Jha,et al. Low-power FinFET circuit synthesis using surface orientation optimization , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[21] V. Kursun,et al. High speed FinFET domino logic circuits with independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise , 2007, 2007 Internatonal Conference on Microelectronics.
[22] Kaushik Roy,et al. Gate leakage reduction for scaled devices using transistor stacking , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[23] C. Y. Chen,et al. A novel leakage power reduction technique for CMOS circuit design , 2010, 2010 International SoC Design Conference.
[24] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.