Design and Optimization of Video Compression System Based on H.264
暂无分享,去创建一个
This paper introduces a new method of video-compress based on H.264. The coding algorithm adopts 3-D wavelet transformation and Shape Coding. In hardware implement, DSP chips and FPGA chips is adopted, FPGA completes the task of multiply clock periods operate, while DSP chips accomplishes the function of both the single clock period operate and the control of FPGA relocated calculation. Experimental result indicates the design can improve coding efficiency and get a good tradeoff between bit-rate and distortion. The method is shown to be simple, efficient and suitable for hardware implementation.
[1] William A. Pearlman,et al. Three-dimensional subband coding of video using the zero-tree method , 1996, Other Conferences.
[2] Zhang Hui. Real-time implementation of wavelet and zerotree image coding algorithm using DSP chip , 2001 .