A parallel built-in self-diagnostic method for embedded memoryarrays
暂无分享,去创建一个
[1] Mike Johnson,et al. Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.
[2] Tom Chen,et al. A Self-Testing and Self-Repairing Structure for Ultra-Large Capacity Memories , 1992, Proceedings International Test Conference 1992.
[3] Benoit Nadeau-Dostie,et al. Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.
[4] Wen-Ben Jone,et al. An efficient BIST method for small buffers , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[5] Janak H. Patel,et al. Diagnosis and Repair of Memory with Coupling Faults , 1989, IEEE Trans. Computers.
[6] Pinaki Mazumder,et al. A novel built-in self-repair approach to VLSI memory yield enhancement , 1990, Proceedings. International Test Conference 1990.
[7] Jitendra Khare,et al. Test and debug of networking SoCs-a case study , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[8] Yervant Zorian,et al. Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[9] Hiroki Koike,et al. A 30-ns 64-Mb DRAM with built-in self-test and self-repair function , 1992 .
[10] V. K. Agarwal,et al. Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.
[11] Wen-Ben Jone,et al. An efficient BIST method for distributed small buffers , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[12] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .