Accurate Linear Model for SET Critical Charge Estimation

In this paper, we present an accurate linear model for estimating the minimum amount of collected charge due to an energetic particle striking a combinational circuit node that may give rise to a SET with an amplitude larger than the noise margin of the subsequent gates. This charge value will be referred to as SET critical charge (QSET). Our proposed model allows to calculate the QSET of a node as a function of the size of the transistors of the gate driving the node and the fan-out gate(s), with no need for time costly electrical level simulations. This makes our approach suitable to be integrated into a design automation tool for circuit radiation hardening. The proposed model features 96% average accuracy compared to electrical level simulations performed by HSPICE. Additionally, it highlights that Q SET has a much stronger dependence on the strength of the gate driving the node, than on the node total capacitance. This property could be considered by robust design techniques in order to improve their effectiveness.

[1]  Yuan Xie,et al.  Soft Error Rate Analysis for Combinational Logic Using an Accurate Electrical Masking Model , 2011, IEEE Transactions on Dependable and Secure Computing.

[2]  Aleksandra Smiljanic,et al.  Optimization of the Scheduler for the Non-Blocking High-Capacity Router , 2007, IEEE Communications Letters.

[3]  Naresh R. Shanbhag,et al.  Dual-Sampling Skewed CMOS Design for Soft-Error Tolerance , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[5]  Aleksandra Smiljanić.  Flexible bandwidth allocation in high-capacity packet switches , 2002, TNET.

[6]  Naresh R. Shanbhag,et al.  Soft-Error-Rate-Analysis (SERA) Methodology , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Bin Zhang,et al.  FASER: fast analysis of soft error susceptibility for cell-based designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[8]  Kartik Mohanram,et al.  Cost-effective radiation hardening technique for combinational logic , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  Yuval Tamir,et al.  Symmetric Crossbar Arbiters for , 1993 .

[10]  Elizabeth M. Rudnick,et al.  A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.

[11]  Abhijit Chatterjee,et al.  Soft-error tolerance analysis and optimization of nanometer circuits , 2005, Design, Automation and Test in Europe.

[12]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Abhijit Chatterjee,et al.  On transistor level gate sizing for increased robustness to transient faults , 2005, 11th IEEE International On-Line Testing Symposium.

[14]  Kartik Mohanram,et al.  Cost-effective radiation hardening technique for combinational logic , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[15]  Quming Zhou,et al.  Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[16]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[17]  Janak H. Patel,et al.  A logic-level model for /spl alpha/-particle hits in CMOS circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[18]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[19]  David Blaauw,et al.  Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  D. Rossi,et al.  Latch Susceptibility to Transient Faults and New Hardening Approach , 2007, IEEE Transactions on Computers.

[21]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[22]  Aleksandra Smiljanic.  Bandwidth reservations by maximal matching algorithms , 2004, IEEE Communications Letters.

[23]  Cecilia Metra,et al.  Model for Transient Fault Susceptibility of Combinational Circuits , 2004, J. Electron. Test..

[24]  A. Smiljanic,et al.  Design of the scheduler for the high-capacity non-blocking packet switch , 2006, 2006 Workshop on High Performance Switching and Routing.