Design of hierarchical cellular automata for on-chip test pattern generator

This paper introduces the concept of hierarchical cellular automata (HCA). The theory of HCA is developed over the Galois extension field GF(2(pqr..)), where each cell of the CA can store and process a symbol in the extension field GF (2(pqr..)). The hierarchical field structure of GF(2(pqr..)) is employed for design of an HCA-based test pattern generator (HCATPG). The HCATPG is ideally suited for testing very large scale integration circuits specified in hierarchical structural description. Experimental results establish the fact that the HCATPG achieves higher fault coverage than that which could be achieved with any other test structures. The concept of percentile improvement in fault coverage is introduced to have a realistic assessment of fault coverage achieved with the proposed RCATPG.

[1]  P. Varma,et al.  A global BIST methodology , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[2]  Christos A. Papachristou,et al.  A built-in self-testing approach for minimizing hardware overhead , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  Janusz Rajski,et al.  Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns , 1996, IEEE Trans. Computers.

[4]  C. L. Chen,et al.  Linear Dependencies in Linear Feedback Shift Registers , 1986, IEEE Transactions on Computers.

[5]  Biplab K. Sikdar,et al.  Hierarchical cellular automata as an on-chip test pattern generator , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[6]  Biplab Sikdar,et al.  GF(2/sup p/) cellular automata as a built in self test structure , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[7]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[8]  Albrecht P. Stroele.  Arithmetic pattern generators for built-in self-test , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[9]  Biplab K. Sikdar,et al.  Cellular automata as a built in self test structure , 2001, ASP-DAC '01.

[10]  Santanu Chattopadhyay,et al.  Additive cellular automata : theory and applications , 1997 .

[11]  Alex Orailoglu,et al.  Microarchitectural synthesis for rapid BIST testing , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Howard C. Card,et al.  Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Dhiraj K. Pradhan,et al.  GLFSR-a new test pattern generator for built-in-self-test , 1994, Proceedings., International Test Conference.

[14]  Janusz Rajski,et al.  Automated synthesis of large phase shifters for built-in self-test , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[15]  Melvin A. Breuer,et al.  Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead , 1995, 32nd Design Automation Conference.

[16]  Eiji Fujiwara,et al.  Error-control coding for computer systems , 1989 .

[17]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[18]  Niraj K. Jha,et al.  A BIST scheme for RTL circuits based on symbolic testabilityanalysis , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..