Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
暂无分享,去创建一个
Sujit Dey | Anand Raghunathan | Krishna Sekar | Kanishka Lahiri | A. Raghunathan | S. Dey | K. Lahiri | K. Sekar
[1] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[2] Sujit Dey,et al. Efficient power profiling for battery-driven embedded system design , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Ken Mai,et al. The future of wires , 2001, Proc. IEEE.
[4] Fred Douglis,et al. Adaptive Disk Spin-Down Policies for Mobile Computers , 1995, Comput. Syst..
[5] Alain Greiner,et al. SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[6] A. M. Abdullah,et al. Wireless lan medium access control (mac) and physical layer (phy) specifications , 1997 .
[7] T. Matsuoka,et al. DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[8] Radu Marculescu,et al. DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..
[9] Sujit Dey,et al. An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.
[10] Alberto L. Sangiovanni-Vincentelli,et al. A tool for describing and evaluating hierarchical real-time bus scheduling policies , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[11] Luca Benini,et al. Policy optimization for dynamic power management , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[12] Patrick Robertson,et al. A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.
[13] Hoi-Jun Yoo,et al. An 800MHz star-connected on-chip network for application to systems on a chip , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[14] Thomas A. Henzinger,et al. INTERFACE-BASED DESIGN , 2005 .
[15] Sujit Dey,et al. Design of high-performance system-on-chips using communication architecture tuners , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Ansi Ieee,et al. Part11 : Wireless LAN Media Access Control (MAC) and Physical Layer (PHY) Specifications , 1999 .
[17] Alberto L. Sangiovanni-Vincentelli,et al. Theory of latency-insensitive design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] A. Kurosawa,et al. Integration architecture for system-on-a-chip design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[19] Alberto L. Sangiovanni-Vincentelli,et al. Constraint-driven communication synthesis , 2002, DAC '02.
[20] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[21] Claudio Turchetti,et al. Transaction-level models for AMBA bus architecture using SystemC 2.0 [SOC applications] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[22] Amer Baghdadi,et al. An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory , 2004, Proceedings. 41st Design Automation Conference, 2004..
[23] Alain Glavieux,et al. Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .
[24] Massimo Ruo Roch,et al. VLSI architectures for turbo codes , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[25] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[26] Nikil D. Dutt,et al. Fast exploration of bus-based on-chip communication architectures , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..
[27] Ganesh Lakshminarayana,et al. LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs , 2001, DAC '01.
[28] Jian Sun,et al. The UMTS Turbo Code and an Efficient Decoder Implementation Suitable for Software-Defined Radios , 2001, Int. J. Wirel. Inf. Networks.
[29] Wayne H. Wolf,et al. Communication synthesis for distributed embedded systems , 1995, ICCAD.