Data Bus Inversion in High-Speed Memory Applications
暂无分享,去创建一个
[1] Brian Johnson,et al. Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Mircea R. Stan,et al. Coding a terminated bus for low power , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.
[3] Mircea R. Stan,et al. Limited-weight codes for low-power I/O , 1994 .
[4] Kiyoung Choi,et al. Reduction of bus transitions with partial bus-invert coding , 1998 .
[5] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[6] Joong-Ho Kim,et al. Performance Impact of Simultaneous Switching Output Noise on Graphic Memory Systems , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.
[7] Woo-Jin Lee,et al. An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion , 2008, IEEE Journal of Solid-State Circuits.