TESTING SET-UP FOR DIGITAL PART OF THE POWER- METER IC
暂无分享,去创建一个
The testing problem in electronic circuit design does not include just DFT techniques on chip. In the laboratory environment it is also important to provide an efficient and inexpensive test set-up which does not require large industry testing equipment. This paper presents such a set-up and testing procedure for digital part of the mixed-signal ASIC dedicated for power-metering. The testing procedure consists of 2 levels: one during the normal operating mode and the second dedicated for particular testing of each arithmetic operator block. Control signals as well as the acquisition are performed through NI-DAQ PC-DIO-96 PnP card. All IC samples passed tests and are currently given for further industry implementation.
[1] P. Petkovic,et al. Symbolic fault modelling of MOS combinational circuits , 1997 .
[2] Gordon W. Roberts,et al. An Introduction to Mixed-Signal IC Test and Measurement , 2000 .