A 22-30GHz balanced SiGe BiCMOS frequency doubler with 47dBc suppression and low input drive power
暂无分享,去创建一个
Yong-Ju Suh | Toshihiko Yoshimasu | Jiangtao Sun | T. Yoshimasu | Qing Liu | Qing Liu | Takayuki Shibata | T. Shibata | Jiangtao Sun | Y. Suh
[1] Robert G. Meyer,et al. Analysis and Design of Analog Integrated Circuits , 1993 .
[2] J. Bock,et al. 42 GHz active frequency doubler in SiGe bipolar technology , 2002, 2002 3rd International Conference on Microwave and Millimeter Wave Technology, 2002. Proceedings. ICMMT 2002..
[3] Kuo-Liang Deng,et al. A miniature broad-band pHEMT MMIC balanced distributed doubler , 2003 .
[4] F. Ellinger,et al. Ultracompact SOI CMOS frequency doubler for low power applications at 26.5-28.5 GHz , 2004, IEEE Microwave and Wireless Components Letters.
[5] Gabriel M. Rebeiz,et al. High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers , 2005, IEEE Transactions on Microwave Theory and Techniques.
[6] Pascal Nouet,et al. DC-100-GHz frequency doublers in InP DHBT technology , 2005 .
[7] K. Yamamoto. A 1.8-V operation 5-GHz-band CMOS frequency doubler using current-reuse circuit design technique , 2005, IEEE Journal of Solid-State Circuits.
[8] H. Morkner,et al. A High Performance 20-42 GHz MMIC Frequency Multiplier with Low Input Drive Power and High Output Power , 2006, 2006 European Microwave Integrated Circuits Conference.
[9] Huei Wang,et al. A 40-to-76 GHz Balanced Distributed Doubler in 0.13-μm CMOS Technology , 2008, 2008 European Microwave Integrated Circuit Conference.
[10] Huei Wang,et al. A 14∼23 GHz CMOS MMIC distributed doubler with a 22-dB fundamental rejection , 2008, IMS 2008.
[11] Kun-You Lin,et al. A $K$ -Band CMOS Distributed Doubler With Current-Reuse Technique , 2009, IEEE Microwave and Wireless Components Letters.