A precise delay generator circuit using the average delay technique
暂无分享,去创建一个
[1] J. Christiansen,et al. An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.
[2] Keng-Jan Hsiao,et al. The design and analysis of a DLL-based frequency synthesizer for UWB application , 2006 .
[3] Wentai Liu,et al. A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution , 1994 .
[4] Hen-Wai Tsao,et al. A 100 MHz timing generator for impulse radio applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference.
[5] Un-Ku Moon,et al. A Sub-Picosecond Resolution 0.5-1.5GHz Digital-to-Phase Converter , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[6] Shen-Iuan Liu,et al. A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.