New symmetrical buffer design for VLSI applications

Novel fast buffers by the transient part circuit technique are described in this paper. The proposed circuits are fully symmetrical in their structure, therefore the design is straightforward and the well balanced speed can be easily obtained. As compared with prior work, the delay ratio of this work is over 300% and 10% balance improvement, respectively. While based on a design criterion of the same area the proposed buffer circuit shows 27% and 76% average speed enhancements on propagation delays with only 7.3% average increase in its power consumption.

[1]  Alan N. Willson,et al.  Low power CMOS clock buffer , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[2]  Chi-Chang Wang,et al.  Efficiency improvement in charge pump circuits , 1997 .

[3]  M. Shoji,et al.  Elimination of process-dependent clock skew in CMOS VLSI , 1986 .

[4]  R. B. Watson,et al.  Clock buffer chip with multiple target automatic skew compensation , 1995 .

[5]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Fenghao Mu,et al.  High speed multistage CMOS clock buffers with pulse width control loop , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).