Temperature effect on hetero structure junctionless tunnel FET

For the first time, we investigate the temperature effect on AlGaAs/Si based hetero-structure junctionless double gate tunnel field effect transistor. Since junctionless tunnel FET is an alternative substitute device for ultra scaled deep-submicron CMOS technology, having very good device characteristics such as an improved subthreshold slope (< 60 mV/decade at 300 K) and very small static leakage currents. The improved subthreshold slope and static leakage current confirms that it will be helpful for the development of future low power switching circuits. The 2-D computer based simulation results show that OFF-state leakage current is almost temperature independent for the proposed device structure.

[1]  E. Kane.  Zener tunneling in semiconductors , 1960 .

[2]  S. Dimitrijev.  Principles of semiconductor devices , 2005 .

[3]  P. Asthana,et al.  A simulation-based proposed high-k heterostructure AlGaAs/Si junctionless n-type tunnel FET , 2014 .

[4]  D. Klaassen,et al.  A new recombination model for device simulation including tunneling , 1992 .

[5]  Y. P. Varshni.  Temperature dependence of the energy gap in semiconductors , 1967 .

[6]  Joachim Knoch,et al.  Optimizing tunnel FET performance - Impact of device structure, transistor dimensions and choice of material , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[7]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[8]  A. Hikavyy,et al.  Advancing CMOS beyond the Si roadmap with Ge and III/V devices , 2011, 2011 International Electron Devices Meeting.

[10]  I. Eisele,et al.  P-Channel Tunnel Field-Effect Transistors down to Sub-50 nm Channel Lengths , 2006 .

[11]  B. Ghosh,et al.  Junctionless Tunnel Field Effect Transistor , 2013, IEEE Electron Device Letters.

[12]  M. Green.  Intrinsic concentration, effective densities of states, and effective mass in silicon , 1990 .

[13]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[14]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[15]  S. Finkbeiner,et al.  Temperature dependence of the indirect energy gap in crystalline silicon , 1996 .

[16]  P. Asthana,et al.  Optimal design for a high performance H-JLTFET using HfO2 as a gate dielectric for ultra low power applications , 2014 .

[17]  Bahniman Ghosh,et al.  Compact analytical model of double gate junction-less field effect transistor comprising quantum-mechanical effect , 2015 .

[18]  Narain D. Arora,et al.  MOSFET Modeling for VLSI Simulation - Theory and Practice , 2006, International Series on Advances in Solid State Electronics and Technology.

[19]  Bahniman Ghosh,et al.  High-Speed and Low-Power Ultradeep-Submicrometer III-V Heterojunctionless Tunnel Field-Effect Transistor , 2014, IEEE Transactions on Electron Devices.

[20]  J.L. Hoyt,et al.  Strained-$\hbox{Si}_{1 - x}\hbox{Ge}_{x}/\hbox{Si}$ Band-to-Band Tunneling Transistors: Impact of Tunnel-Junction Germanium Composition and Doping Concentration on Switching Behavior , 2009, IEEE Transactions on Electron Devices.

[21]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[22]  J. Knoch,et al.  A novel concept for field-effect transistors - the tunneling carbon nanotube FET , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[23]  M. Schmidt,et al.  Tunnel FET: A CMOS Device for high Temperature Applications , 2006, 2006 25th International Conference on Microelectronics.

[24]  Y. Taur.  An analytical solution to a double-gate MOSFET with undoped body , 2000 .