A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes

This paper describes the implementation of a general and embedded decoder for the evaluation of unstructured low-density parity-check (LDPC) codes over additive-white Gaussian noise (AWGN) channels. The decoder, which has a serial architecture and moderate throughput, is a peripheral connected to the embedded Power PC processor of a Xilinx Virtex-II Pro FPGA and is managed by the processor. This method of hardware/software implementation provides the maximum flexibility for the development and rapid prototyping of the hardware-based simulator system. The decoding algorithm proposed in this paper belongs to the class of min-sum with correction factor in which the correction factor updates with the log-likelihood ratio (LLR) values.

[1]  Wayne Luk,et al.  A hardware Gaussian noise generator using the Box-Muller method and its error analysis , 2006, IEEE Transactions on Computers.

[2]  Vojin G. Oklobdzija,et al.  An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Zhongfeng Wang,et al.  Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[5]  Tinoosh Mohsenin,et al.  High-Throughput LDPC Decoders Using A Multiple Split-Row Method , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[6]  B.V.K.V. Kumar,et al.  Field programmable gate array (FPGA) for iterative code evaluation , 2006, IEEE Transactions on Magnetics.

[7]  Guido Masera,et al.  Implementation of a Flexible LDPC Decoder , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Zhenhui Tan,et al.  THE MODERATE-THROUGHPUT AND MEMORY-EFFICIENT LDPC DECODER , 2006 .

[9]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[10]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Zhongfeng Wang,et al.  A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  E.F. Haratsch,et al.  Quasi-Cyclic LDPC Codes for the Magnetic Recording Channel: Code Design and VLSI Implementation , 2007, IEEE Transactions on Magnetics.

[13]  Barry G. Evans,et al.  Modified sum-product algorithms for decoding low-density parity-check codes , 2007, IET Commun..

[14]  David J. C. MacKay,et al.  Encyclopedia of Sparse Graph Codes , 1999 .

[15]  Yan Li,et al.  Improved min-sum decoding algorithms for irregular LDPC codes , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[16]  Ajay Dholakia,et al.  Efficient implementations of the sum-product algorithm for decoding LDPC codes , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[17]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[18]  Vincent C. Gaudet,et al.  A degree-matched check node approximation for LDPC decoding , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..