Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers
暂无分享,去创建一个
M. Horowitz | S. Sidiropoulos | Dean Liu | Jaeha Kim | Guyeon Wei | S. Sidiropoulos | Dean Liu | Jaeha Kim | Gu-Yeon Wei | Mark Horowitz
[1] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[2] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..
[3] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[4] Stefanos Sidiropoulos,et al. A semidigital dual delay-locked loop , 1997 .
[5] T. Kato,et al. A 0.18-/spl mu/m 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica , 2000, IEEE Journal of Solid-State Circuits.