An efficient reversible cryptographic circuit design

Hardware cryptographic circuits emerge in the field of cryptography as an alternative of software rendition where the analysis of the dissipated power causes the major attacks like DPA and SPA which are formally executed on the classical circuits. The paper proposes a novel design of cryptographic circuit based on the popular RSA algorithm using fast Modular Multiplier designed with reversible logic gates. The proposed structure is simple and regular as almost all the same component sets repeat itself throughout the design. The quantum cost of the proposed circuit is significantly less as compared to previous works done so far.

[1]  H. Thapliyal,et al.  Design of a comparator tree based on reversible logic , 2010, 10th IEEE International Conference on Nanotechnology.

[2]  Himanshu Thapliyal,et al.  A new design of the reversible subtractor circuit , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[3]  Rashmi S.B,et al.  Optimized Reversible Montgomery Multiplier , 2011 .

[4]  B. G. Nagar.  Design and Synthesis of Sequential Circuit Using Reversible Logic , 2013 .

[5]  K. Manochehri,et al.  Fast Montgomery modular multiplication by pipelined CSA architecture , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[6]  Hafiz Md. Hasan Babu,et al.  Efficient Reversible Montgomery Multiplier and Its Application to Hardware Cryptography , 2009 .

[7]  Chun-Yao Wang,et al.  Synthesis of Reversible Sequential Elements , 2007 .

[8]  Mark Zwolinski,et al.  Reversible Logic to Cryptographic Hardware: A New Paradigm , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[9]  N. G. Sandesh.,et al.  Design and Synthesis of Sequential Circuit Using Reversible Logic , 2013 .

[10]  M. McLoone,et al.  Fast Montgomery modular multiplication and RSA cryptographic processor architectures , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[11]  Majid Haghparast,et al.  Design of a Novel Fault Tolerant Reversible Montgomery Multiplier in Nanotechnology , 2011 .

[12]  N. Ranganathan,et al.  Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[13]  Soolmaz Abbasalizadeh,et al.  4 Bit Comparator Design Based on Reversible Logic Gates , 2013 .

[14]  Ashis Kumer Biswas,et al.  Efficient approaches for designing reversible Binary Coded Decimal adders , 2008, Microelectron. J..