The MGAP-2: an advanced, massively parallel VLSI signal processor

The micro-grain array processor (MGAP) is a family of two-dimensional, micro-grained array processors. The processor cell architecture is extremely compact and simple, ensuring fine grainness, a very high processor density, and programming flexibility. Flexibility is maintained through a programmable interconnect which clusters array cells into larger computational units. We discuss the design and optimization issues of the MGAP-2, both at the processor array and system levels. Various design strategies and tradeoffs are being investigated at both levels. We show how lessons learned from building and using the MGAP-1 have been applied in this new design effort. We also describe our MGAP programming environment and an application example-the two-dimensional discrete cosine transform, a powerful image compression tool.

[1]  Mary Jane Irwin,et al.  Dynamic space warping algorithms on fine-grain array processors , 1994, Proceedings of 8th International Parallel Processing Symposium.

[2]  Mary Jane Irwin,et al.  Image processing with the MGAP: a cost effective solution , 1993, [1993] Proceedings Seventh International Parallel Processing Symposium.

[3]  Henrique S. Malvar.  Fast computation of discrete cosine transform through fast Hartley transform , 1986 .

[4]  Mary Jane Irwin,et al.  Computer vision on the MGAP , 1993, 1993 Computer Architectures for Machine Perception.

[5]  Mary Jane Irwin,et al.  Digit pipelined discrete wavelet transform , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[6]  Chaitali Chakrabarti,et al.  Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition , 1990, IEEE Trans. Computers.

[7]  Mary Jane Irwin,et al.  2-D discrete cosine transforms on a fine grain array processor , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[8]  Mary Jane Irwin,et al.  A micro-grained VLSI signal processor , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[9]  Charles M. Rader,et al.  Fast transforms: Algorithms, analyses, applications , 1984 .

[10]  Mary Jane Irwin,et al.  Edge detection using fine-grained parallelism in VLSI , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[11]  Mary Jane Irwin,et al.  Implementing a family of high performance, micrograined architectures , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[12]  Mary Jane Irwin,et al.  Area Time Trade-Offs in Micro-Grain VLSI Array Architectures , 1994, IEEE Trans. Computers.

[13]  Mary Jane Irwin,et al.  A Two-Dimensional, Distributed Logic Architecture , 1991, IEEE Trans. Computers.

[14]  N. Ahmed,et al.  FAST TRANSFORMS, algorithms, analysis, applications , 1983, Proceedings of the IEEE.

[15]  Ronald N. Bracewell.  The Hartley transform , 1986 .

[16]  Mary Jane Irwin,et al.  Building high performance signal processors cheaply and quickly , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.