A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS
暂无分享,去创建一个
Yoshiyasu Doi | Hirotaka Tamura | Masaya Kibune | Junji Ogawa | Tamio Saito | Yasumoto Tomita | Takayuki Hamada | Ali Sheikholeslami | Hisakatsu Yamaguchi | Oleksiy Tyshchenko | Kohtaroh Gotoh | Tomokazu Higuchi | Hideki Ishida | Shuhei Ohmoto | Keita Tateishi
[1] Zhi Ding,et al. Global convergence of fractionally spaced Godard (CMA) adaptive equalizers , 1996, IEEE Trans. Signal Process..
[2] Wei Zhang,et al. 21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] Rudy J. Van De Plassche. High-speed A/D converters , 1994 .