论文信息 - Characterization Of High Speed CMOS Resistive Dividing Comparator In Different CMOS Technologies

Characterization Of High Speed CMOS Resistive Dividing Comparator In Different CMOS Technologies

In this paper different types of analysis of Resistive Dividing comparator along with the buffer stage is presented. Various analysis of characteristics of comparator such as propagation delay, speed, power dissipation, input common mode range, offset has been carried out in three different technologies 0.35um, 0.25um and 0.18um. The supply voltage is kept at 3v, 2.5v, 1.8v for 0.35um, 0.25um and 0.18um technologies respectively.

Priyesh P. Gandhi | Dhanisha N. Kapadia | Nipa B. Modi

[1] Christopher J. Lindsley. A nano-power wake-up circuit for RF energy harvesting wireless sensor networks , 2008 .

[2] HeungJun Jeon. Low-power high-speed low-offset fully dynamic CMOS latched comparator , 2010 .

[3] Peixin Zhong,et al. An adaptive analog-to-digital converter based on low-power dynamic latch comparator , 2005, 2005 IEEE International Conference on Electro Information Technology.

[4] Ekachai Leelarasmee,et al. Low power CMOS dynamic latch comparators , 2003, TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region.