ATOLL: Performance and Cost Optimization of a San Interconnect

The goal of the ATOLL System Area Network (SAN) is the optimization of a communication system for cluster computing with respect to the following qualities: performance, cost, simplicity of use and general applicability. The design provides many new and unique features, which makes ATOLL an enabling technology in the area of cluster computing. After finishing the ATOLL design space analysis our major effort concentrated on the high performance chip implementation. The following paper concentrates on the aspects of the hardware optimization process at the different levels of the design.

[1]  Wolfgang K. Giloi,et al.  MANNA: prototype of a distributed memory architecture with maximized sustained performance , 1996, Proceedings of 4th Euromicro Workshop on Parallel and Distributed Processing.

[2]  Henry G. Dietz,et al.  Hardware Barrier Synchronization: Static Barrier MIMD (SBM) , 1990, ICPP.

[3]  P. Schulz,et al.  Impact of configurable network features in ATOLL , 2000, Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region.

[4]  Ulrich Brüning,et al.  ATOLL, a New Switched, High Speed Interconnect in Comparison to Myrinet and SCI , 2000, IPDPS Workshops.

[5]  Lambert Schaelicke,et al.  ATOLL: a high-performance communication device for parallel systems , 1997, Proceedings. Advances in Parallel and Distributed Computing.

[6]  Lars Rzymianowicz,et al.  Designing efficient network interfaces for system area networks , 2002 .

[7]  Ulrich Brüning,et al.  ATOLL: A Network on a Chip , 1999, PDPTA.