A 200 MHz CMOS phase-locked loop with dual phase detectors

The authors describe a 200-MHz PLL (phase-locked loop) in a 2- mu m CMOS technology employing an untrimmed current-controlled ring oscillator (CCO). Two phase detectors are included: a phase-frequency detector (PFD) for fast acquisition during data preamble (100% pulse density), and a mixer phase detector to lock on actual data (in the presence of missing pulses). Simulation results and experimental data using an external current source suggest that using the bandgap reference, the CCO supply sensitivity will be 4%/V and the CCO temperature coefficient will be about 500 p.p.m./ degrees C. Internal input and output waveforms in lock were measured from buffered test pads with a low-capacitance wideband buffered probe.<<ETX>>

[1]  Yilmaz E. Sahinkaya,et al.  Modeling and simulation of an Analog Charge-Pump Phase Locked Loop , 1988, Simul..

[2]  K. W. Lang,et al.  A 16 MBPS adapter chip for the token-ring local area network , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[3]  E.N. Murthi.  A monolithic phase-locked loop with post detection processor , 1979, IEEE Journal of Solid-State Circuits.

[4]  J. M. Steininger,et al.  A 45-mhz Cmos Phase/frequency-locked Loop Timing Recovery Circuit , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[5]  R. Schaumann,et al.  Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter , 1988 .

[6]  C. Tomovich,et al.  MOSIS - A gateway to silicon , 1988, IEEE Circuits and Devices Magazine.

[7]  Andrew J. Viterbi,et al.  Principles of coherent communication , 1966 .

[8]  K. Thompson,et al.  A 16 Mb/s data detector and timing recovery circuit for token ring LAN , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[9]  E. Gowen,et al.  A GaAs MSI Word Generator Operating at 5 Gbit/s Data Rate , 1981, 1981 11th European Microwave Conference.