Profile leverage in self-aligned epitaxial Si or SiGe base bipolar technology
暂无分享,去创建一个
J.M.C. Stork | K.-Y. Toh | C. Stanis | K. Jenkins | J. Warnock | K. Jenkins | J. Cressler | J. Comfort | E. Crabbé | G. Patton | J. Stork | J. Sun | B. Meyerson | M. D'Agostino | J. Burghartz | P. Lu | J. Warnock | G. Scilla | K. Toh | J.D. Cressler | B.S. Meyerson | G.L. Patton | J.Y.-C. Sun | E.F. Crabbe | J.H. Comfort | W. Lee | J.N. Burghartz | C. Stanis | P.-F. Lu | G. Scilla | M. D'Agostino | W. Lee
[1] D.D. Tang,et al. The implementation of a reduced-field profile design for high-performance bipolar transistors , 1990, IEEE Electron Device Letters.
[2] J.M.C. Stork,et al. Self-aligned SiGe-base heterojunction bipolar transistor by selective epitaxy emitter window (SEEW) technology , 1990, IEEE Electron Device Letters.
[3] D.D. Tang,et al. A reduced-field design concept for high-performance bipolar transistors , 1989, IEEE Electron Device Letters.
[4] Bernard S. Meyerson,et al. Low‐temperature silicon epitaxy by ultrahigh vacuum/chemical vapor deposition , 1986 .