An improved procedure to extract the limiting carrier velocity in ultra scaled CMOS devices