High-Performance Silicon Nanotube Tunneling FET for Ultralow-Power Logic Applications

To increase typically low output drive currents from tunnel field-effect transistors (FETs), we show a silicon vertical nanotube (NT) architecture-based FET's effectiveness. Using core (inner) and shell (outer) gate stacks, the silicon NT tunneling FET shows a sub-60 mV/dec subthreshold slope, ultralow off -state leakage current, higher drive current compared with gate-all-around nanowire silicon tunnel FETs.

[1]  C. Hu,et al.  Si tunnel transistors with a novel silicided source and 46mV/dec swing , 2010, 2010 Symposium on VLSI Technology.

[2]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[3]  Chang Yong Kang,et al.  Sub-60nm Si tunnel field effect transistors with Ion >100 µA/µm , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[4]  J. Appenzeller,et al.  Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.

[5]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[6]  S. Sedlmaier,et al.  Vertical tunnel field-effect transistor , 2004, IEEE Transactions on Electron Devices.

[7]  Muhammad M. Hussain,et al.  Are Nanotube Architectures More Advantageous Than Nanowire Architectures For Field Effect Transistors? , 2012, Scientific Reports.

[8]  Kaustav Banerjee,et al.  Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature , 2011 .

[9]  F. Andrieu,et al.  Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  Muhammad M Hussain,et al.  Silicon nanotube field effect transistor with core-shell gate stacks for enhanced high-performance operation and area scaling benefits. , 2011, Nano letters.

[11]  O. Faynot,et al.  Strained tunnel FETs with record ION: first demonstration of ETSOI TFETs with SiGe channel and RSD , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[12]  Zhixian Chen,et al.  Vertical Si-Nanowire $n$-Type Tunneling FETs With Low Subthreshold Swing ($\leq \hbox{50}\ \hbox{mV/decade}$ ) at Room Temperature , 2011, IEEE Electron Device Letters.

[13]  Rui Li,et al.  Vertical InGaAs/InP Tunnel FETs With Tunneling Normal to the Gate , 2011, IEEE Electron Device Letters.

[14]  K. Boucart,et al.  Double Gate Tunnel FET with ultrathin silicon body and high-k gate dielectric , 2006, 2006 European Solid-State Device Research Conference.

[15]  W. Riess,et al.  Silicon Nanowire Tunnel FETs: Low-Temperature Operation and Influence of High- $k$ Gate Dielectric , 2011, IEEE Transactions on Electron Devices.

[16]  Yoshio Nishi,et al.  DNA functionalization of carbon nanotubes for ultrathin atomic layer deposition of high kappa dielectrics for nanotube transistors with 60 mV/decade switching. , 2006, Journal of the American Chemical Society.

[17]  C. Hu,et al.  Germanium-source tunnel field effect transistors with record high ION/IOFF , 2006, 2009 Symposium on VLSI Technology.

[18]  Elena Plis,et al.  Ultrathin body InAs tunneling field-effect transistors on Si substrates , 2011 .

[19]  S. Datta,et al.  Comparative Study of Si, Ge and InAs based Steep SubThreshold Slope Tunnel Transistors for 0.25V Supply Voltage Logic Applications , 2008, 2008 Device Research Conference.

[20]  A. Seabaugh,et al.  AlGaSb/InAs Tunnel Field-Effect Transistor With On-Current of 78 $\mu\hbox{A}/\mu\hbox{m}$ at 0.5 V , 2012, IEEE Electron Device Letters.

[21]  T. Fukui,et al.  Steep-slope tunnel field-effect transistors using III–V nanowire/Si heterojunction , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[22]  K. Saraswat,et al.  Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and ≪60mV/dec subthreshold slope , 2008, 2008 IEEE International Electron Devices Meeting.

[23]  G. Dewey,et al.  Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.

[24]  Adrian M. Ionescu,et al.  Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation , 2009, 2009 Proceedings of the European Solid State Device Research Conference.