A Domain-Specific Dynamically Reconfigurable Hardware Platform for Wireless Sensor Networks

In this paper, a new generic sensor node platform for wireless sensor networks (WSN) is presented, demonstrating that high energy efficiency, flexibility and performance can be achieved by the use of dynamically reconfigurable hardware in the WSN domain. The core of the presented platform is formed by the combination of a RISC processor and a dynamically reconfigurable function unit optimized for efficient data processing in WSN applications. A novel reconfiguration mechanism is applied enabling rapid dynamic reconfiguration with very short latencies. Thereby, we can show that the overhead on performance and energy consumption caused by dynamic reconfiguration can be reduced to a moderate, non-critical value and is clearly outweighed by the significantly improved performance and energy consumption for data processing on the reconfigurable function unit. The evaluation of the platform and its comparison to a standard processor-based platform finally demonstrate high gains in energy-efficiency of one to two orders of magnitude.

[1]  Manfred Glesner,et al.  A Concept for a Profile-based Dynamic Reconfiguration Mechanism , 2006, ReCoSoC.

[2]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3]  Thomas D. Burd,et al.  Processor design for portable systems , 1996, J. VLSI Signal Process..

[4]  Peter Sweeney,et al.  Error Control Coding: From Theory to Practice , 2002 .

[5]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[6]  Eduardo de la Torre,et al.  A Modular Architecture for Nodes in Wireless Sensor Networks , 2006, J. Univers. Comput. Sci..

[7]  Jan M. Rabaey,et al.  PicoRadio Supports Ad Hoc Ultra-Low Power Wireless Networking , 2000, Computer.

[8]  David E. Culler,et al.  Mica: A Wireless Platform for Deeply Embedded Networks , 2002, IEEE Micro.

[9]  Kay Römer,et al.  The design space of wireless sensor networks , 2004, IEEE Wireless Communications.

[10]  Rolf Kraemer,et al.  A wireless communication platform for long-term health monitoring , 2006, Fourth Annual IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOMW'06).

[11]  Manfred Glesner,et al.  A Dynamically Reconfigurable Function-Unit for Error Detection and Correction in Mobile Terminals , 2004, FPL.

[12]  Holger Blume,et al.  Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[13]  Paul Chow,et al.  The effect of reconfigurable units in superscalar processors , 2001, FPGA.