Partial order reduction for verification of timed systems

This dissertation presents solutions for the application of partial order methods to the verification of timed systems, with the purpose of reducing the size of the explored state space. Timed systems, which rely on timing information to operate correctly, pose special difficulties for automatic verification. Not only does the size of their state space grow exponentially with the number of components, as in any concurrent system, but some of the history of past transitions becomes part of the timed state. This hinders the use of partial order reduction, a technique which is applicable if different transition interleavings lead to the same state. We have given a partial order reduction algorithm for systems described as networks of timed automata, which preserves formulas in a timed extension of linear temporal logic. The algorithm is based on a modified local-time semantics, which allows individual automata to execute independently except for synchronization transitions. More generally, we have investigated the application of partial order reduction in a continuous-time model whose semantics is defined in terms of timed traces. We show how to separate the causal dependence of transitions from their time ordering due to concurrency and how this leads to the application of partial order reduction. As particular instances of this framework we obtain improved algorithms for timed event/level structures and time Petri nets, as well as our algorithm for timed automata. We have evaluated the performance of our partial order reduction approach on several timed automata benchmarks. The resulting reduction in state space stems from two sources: the local-time model reduces the number of generated time regions, while the partial order techniques applied from the domain of untimed systems reduce the explored control state space.

[1]  Amir Pnueli,et al.  Some Progress in the Symbolic Verification of Timed Automata , 1997, CAV.

[2]  Thomas A. Henzinger,et al.  Logics and Models of Real Time: A Survey , 1991, REX Workshop.

[3]  Amir Pnueli,et al.  Timing analysis of asynchronous circuits using timed automata , 1995, CHARME.

[4]  Satoshi Yamane,et al.  The symbolic model-checking for real-time systems , 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems.

[5]  Stavros Tripakis,et al.  Efficient Verification of Timed Automata Using Dense and Discrete Time Semantics , 1999, CHARME.

[6]  Paul Pettersson,et al.  Tools and Algorithms for the Construction and Analysis of Systems: 28th International Conference, TACAS 2022, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2022, Munich, Germany, April 2–7, 2022, Proceedings, Part II , 1998, TACAS.

[7]  Sérgio Vale Aguiar Campos,et al.  Symbolic Model Checking , 1993, CAV.

[8]  Sérgio Vale Aguiar Campos,et al.  Computing quantitative characteristics of finite-state real-time systems , 1994, 1994 Proceedings Real-Time Systems Symposium.

[9]  Tomohiro Yoneda,et al.  Efficient Verification of Parallel Real–Time Systems , 1993, Formal Methods Syst. Des..

[10]  Grzegorz Rozenberg,et al.  Real-Time: Theory in Practice: Rex Workshop, Mook, the Netherlands, June 3-7, 1991: Proceedings , 1992 .

[11]  Javier Esparza,et al.  Model Checking Using Net Unfoldings , 1993, Sci. Comput. Program..

[12]  Wang Yi,et al.  Partial Order Reductions for Timed Systems , 1998, CONCUR.

[13]  Stephan Merz,et al.  Model Checking , 2000 .

[14]  Florence Pagani Ordres partiels pour la vérification de systèmes temps réel , 1997 .

[15]  Robert H. Sloan,et al.  Stubborn Sets for Real-Time Petri Nets , 1997, Formal Methods Syst. Des..

[16]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[17]  Wang Yi,et al.  Efficient Timed Reachability Analysis Using Clock Difference Diagrams , 1998, CAV.

[18]  Martin Peschke,et al.  Design and Validation of Computer Protocols , 2003 .

[19]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[20]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[21]  Gerard J. Holzmann,et al.  An improvement in formal verification , 1994, FORTE.

[22]  Chris J. Myers,et al.  Computer-aided synthesis and verification of gate-level timed circuits , 1996 .

[23]  Amir Pnueli,et al.  On Discretization of Delays in Timed Automata and Digital Circuits , 1998, CONCUR.

[24]  Pierre Wolper,et al.  An Automata-Theoretic Approach to Automatic Program Verification (Preliminary Report) , 1986, LICS.

[25]  Xuemin Lin,et al.  A Fast and Effective Heuristic for the Feedback Arc Set Problem , 1993, Inf. Process. Lett..

[26]  Conrado Daws,et al.  Reducing the number of clock variables of timed automata , 1996, RTSS.

[27]  Chris J. Myers,et al.  Verification of Timed Systems Using POSETs , 1998, CAV.

[28]  Kenneth L. McMillan,et al.  Using Unfoldings to Avoid the State Explosion Problem in the Verification of Asynchronous Circuits , 1992, CAV.

[29]  Doron A. Peled,et al.  Verifying hardware in its software context , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[30]  Stephen D. Crocker,et al.  Verification of Concurrent Systems: Function and Timing , 1982, PSTV.

[31]  H. Peter Hofstee,et al.  Verification of delayed-reset domino circuits using ATACS , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[32]  Joseph Sifakis,et al.  Modeling Urgency in Timed Systems , 1997, COMPOS.

[33]  Doron A. Peled,et al.  Stutter-Invariant Temporal Properties are Expressible Without the Next-Time Operator , 1997, Inf. Process. Lett..

[34]  Marius Minea,et al.  Partial Order Reduction for Model Checking of Timed Automata , 1999, CONCUR.

[35]  Doron A. Peled,et al.  Partial Order Reduction: Model-Checking Using Representatives , 1996, MFCS.

[36]  Doron A. Peled,et al.  Static Partial Order Reduction , 1998, TACAS.

[37]  Bonnie Berger,et al.  Tight Bounds for the Maximum Acyclic Subgraph Problem , 1997, J. Algorithms.

[38]  Florence Pagani,et al.  Partial Orders and Verification of Real-Time systems , 1996, FTRTFT.

[39]  Chris J. Myers,et al.  Algorithms for synthesis and verification of timed circuits and systems , 1999 .

[40]  Ruurd Kuiper,et al.  Partial-order Reduction Techniques for Real-time Model Checking , 1998, Formal Aspects of Computing.

[41]  J. van Leeuwen CONCUR’99 Concurrency Theory , 1999, Lecture Notes in Computer Science.

[42]  Robert K. Brayton,et al.  Compositional and hierarchical techniques for the formal verification of real-time systems , 1998 .

[43]  Hans Fleischhack,et al.  Model Checking of Time Petri Nets Based on Partial Order Semantics , 1999, CONCUR.

[44]  Antti Valmari,et al.  A stubborn attack on state explosion , 1990, Formal Methods Syst. Des..

[45]  Dragan Bosnacki,et al.  Integrating Real Time into Spin: A Prototype Implementation , 1998, FORTE.

[46]  Grzegorz Rozenberg,et al.  Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency , 1988, Lecture Notes in Computer Science.

[47]  Sérgio Vale Aguiar Campos,et al.  Symbolic Techniques for Formally Verifying Industrial Systems , 1997, Sci. Comput. Program..

[48]  Chris J. Myers,et al.  Automatic Verification of Timed Circuits , 1994, CAV.

[49]  Pierre Wolper,et al.  Simple on-the-fly automatic verification of linear temporal logic , 1995, PSTV.

[50]  Doron A. Peled,et al.  Combining partial order reductions with on-the-fly model-checking , 1994, Formal Methods Syst. Des..

[51]  Pierre Wolper,et al.  Using partial orders for the efficient verification of deadlock freedom and safety properties , 1991, Formal Methods Syst. Des..

[52]  Howard Wong-Toi,et al.  Symbolic approximations for verifying real-time systems , 1995 .

[53]  Patrice Godefroid,et al.  Partial-Order Methods for the Verification of Concurrent Systems , 1996, Lecture Notes in Computer Science.

[54]  Joseph Sifakis,et al.  Compiling Real-Time Specifications into Extended Automata , 1992, IEEE Trans. Software Eng..

[55]  Doron A. Peled,et al.  Formal Verification of a Partial-Order Reduction Technique for Model Checking , 1996, TACAS.

[56]  David L. Dill,et al.  Timing Assumptions and Verification of Finite-State Concurrent Systems , 1989, Automatic Verification Methods for Finite State Systems.

[57]  Robert de Simone,et al.  CONCUR'98 Concurrency Theory , 1998, Lecture Notes in Computer Science.

[58]  Doron A. Peled,et al.  All from One, One for All: on Model Checking Using Representatives , 1993, CAV.

[59]  Henrik Reif Andersen,et al.  Fully Symbolic Model Checking of Timed Systems using Difference Decision Diagrams , 2001, SMC@FLoC.

[60]  Johan Lilius,et al.  Efficient State Space Search for Time Petri Nets , 1998, MFCS Workshop on Concurrency.

[61]  Thomas A. Henzinger,et al.  What Good Are Digital Clocks? , 1992, ICALP.

[62]  Edmund M. Clarke,et al.  State space reduction using partial order techniques , 1999, International Journal on Software Tools for Technology Transfer.

[63]  Edmund M. Clarke,et al.  A quantitative approach to the formal verification of real-time systems , 1996 .

[64]  Stavros Tripakis,et al.  L'analyse formelle des systèmes temporisés en pratique. (The Formal Analysis of Timed Systems in Practice) , 1998 .

[65]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[66]  R. Alur,et al.  Modelchecking for real-time systems , 1990 .

[67]  Robert K. Brayton,et al.  Partial-Order Reduction in Symbolic State Space Exploration , 1997, CAV.

[68]  Robert P. Kurshan,et al.  Software for analytical development of communications protocols , 1990, AT&T Technical Journal.

[69]  Patrice Godefroid Using Partial Orders to Improve Automatic Verification Methods , 1990, CAV.

[70]  Leslie Lamport,et al.  What Good is Temporal Logic? , 1983, IFIP Congress.

[71]  Felice Balarin,et al.  Approximate reachability analysis of timed automata , 1996, 17th IEEE Real-Time Systems Symposium.

[72]  Rajeev Alur,et al.  Timing Analysis in COSPAN , 1996, Hybrid Systems.

[73]  Saharon Shelah,et al.  On the temporal analysis of fairness , 1980, POPL '80.

[74]  Wojciech Penczek,et al.  A partial order approach to branching time logic model checking , 1995, Proceedings Third Israel Symposium on the Theory of Computing and Systems.

[75]  Chris J. Myers,et al.  Timed Event/Level Structures , 1998 .

[76]  Kenneth L. McMillan,et al.  A technique of state space search based on unfolding , 1995, Formal Methods Syst. Des..