Layout methods to reduce CMOS stuck-open faults and enhance testability

CMOS layout rules that reduce the stuck-open faults by 30 to 40% and render the remaining detectagle with usual stuck-at test patterns, will be analyzed. The area penalty is less than 20%.

[1]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[2]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[3]  Vishwani D. Agrawal,et al.  Test Generation for MOS Circuits Using D-Algorithm , 1983, 20th Design Automation Conference Proceedings.

[4]  R. Wadsack.  Fault coverage in digital integrated circuits , 1978, The Bell System Technical Journal.