A fully operational 1-kbit variable threshold Josephson RAM
暂无分享,去创建一个
H. Nakagawa | I. Kurosawa | M. Aoyagi | S. Kosaka | S. Takada | M. Aoyagi | H. Nakagawa | I. Kurosawa | S. Takada | S. Kosaka
[1] Susumu Takada,et al. Josephson 4-bit digital counter circuit made by Nb/Al-oxide/Nb junctions , 1987 .
[2] Shuichi Nagasawa,et al. 570-ps 13-mW Josephson 1-kbit NDRO RAM , 1989 .
[3] W. H. Henkels,et al. Fundamental criteria for the design of high-performance Josephson nondestructive readout random access memory cells and experimental confirmation , 1979 .
[4] Itaru Kurosawa,et al. Nb/Al-oxide/Nb Tunnel Junctions for Josephson Integrated Circuits , 1986 .
[5] Hiroshi Nakagawa,et al. A 1 kbit Josephson random access memory using variable threshold cells , 1989 .
[6] Masahiro Aoyagi,et al. PECVD SiO 2 film as a junction isolation for all refractory Josephson IC , 1987 .
[7] Mark B. Ketchen,et al. Josephson cross‐sectional model experiment , 1985 .
[8] S. Kosaka,et al. A 4-bit Josephson computer ETL-JC1 , 1991, IEEE Transactions on Applied Superconductivity.
[9] Masahiro Aoyagi,et al. A High Speed 1-kbit Variable Threshold Josephson RAM Chip , 1988 .
[10] K. Miyahara,et al. An experimental nanosecond Josephson 1K RAM using 5-µm Pb-alloy technology , 1983, IEEE Electron Device Letters.
[11] Hirotaka Tamura,et al. A 4K Josephson memory , 1989 .