Design of a silicon readout integrated circuit (ROIC) for LWIR HgCdTe Focal Plane is presented. ROIC incorporates time delay integration (TDI) functionality over seven elements with a supersampling rate of three, increasing SNR and the spatial resolution. Novelty of this topology is inside TDI stage; integration of charges in TDI stage implemented in current domain by using switched current structures that reduces required area for chip and improves linearity performance. ROIC, in terms of functionality, is capable of bidirectional scan, programmable integration time and 5 gain settings at the input. Programming can be done parallel or serially with digital interface. ROIC can handle up to 3.5V dynamic range with the input stage to be direct injection (DI) type. With the load being 10pF capacitive in parallel with 1MΩ resistance, output settling time is less than 250nsec enabling the clock frequency up to 4MHz. The manufacturing technology is 0.35μm, double poly-Si, four-metal (3 metals and 1 top metal) 5V CMOS process.
[1]
Yasar Gurbuz,et al.
Realization of a ROIC for 72×4 PV-IR detectors
,
2008,
SPIE OPTO.
[2]
Liu Jing,et al.
Design of high performance CMOS linear readout integrated circuit
,
2003,
ASICON 2003.
[3]
Ramón González Carvajal,et al.
The flipped voltage follower: a useful cell for low-voltage low-power circuit design
,
2005,
IEEE Transactions on Circuits and Systems I: Regular Papers.
[4]
Hee Chul Lee,et al.
Smart TDI readout circuit for long-wavelength IR detector
,
2002
.
[5]
E.K.F. Lee,et al.
Design of low-voltage front-end interface for switched-op amp circuits
,
2001
.
[6]
K. Teer,et al.
Bucket-brigade electronics: new possibilities for delay, time-axis conversion, and scanning
,
1969
.
[7]
John A. McNeill,et al.
CMOS analog integrated circuit for detector readout at a 50-MHz pixel rate
,
1997,
Other Conferences.