Speculative hedge: regulating compile-time speculation against profile variations
暂无分享,去创建一个
[1] C. V. Ramamoorthy,et al. A High-Level Language for Horizontal Microprogramming , 1974, IEEE Transactions on Computers.
[2] Todd M. Austin,et al. Zero-cycle loads: microarchitecture support for reducing load latency , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[3] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[4] Thomas M. Conte,et al. Hardware-Based Pro ling: An E ective Technique for Pro le-Driven Optimization , 1996 .
[5] Scott A. Mahlke,et al. IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors , 1998, 25 Years ISCA: Retrospectives and Reprints.
[6] Scott A. Mahlke,et al. Superblock formation using static program analysis , 1993, Proceedings of the 26th Annual International Symposium on Microarchitecture.
[7] Walter H. Kohler,et al. A Preliminary Evaluation of the Critical Path Method for Scheduling Tasks on Multiprocessor Systems , 1975, IEEE Transactions on Computers.
[8] Scott A. Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 25.
[9] Bruce D. Shriver,et al. Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.
[10] Vinod Kathail,et al. Critical path reduction for scalar programs , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[11] David J. Lilja,et al. The Interaction of Compilation Technology and Computer Architecture , 1994, Springer US.
[12] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[13] Scott A. Mahlke,et al. Superblock formation using static program analysis , 1993, MICRO.
[14] Michael D. Smith,et al. Architectural Support for Compile-Time Speculation , 1994 .
[15] Rajeev Motwani,et al. Profile-driven instruction level parallel scheduling with application to super blocks , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[16] B. Ramakrishna Rau,et al. Iterative modulo scheduling: an algorithm for software pipelining loops , 1994, MICRO 27.
[17] Gang Chen,et al. GPMB—software pipelining branch-intensive loops , 1993, MICRO 1993.