A thyristor-only input ESD protection scheme for CMOS RF ICs

We propose an input protection scheme composed of thyristor devices only avoiding usage of a clamp NMOS device to minimize the area consumed by an input pad structure in CMOS RF ICs. For this purpose, we suggest low-voltage triggering thyristor protection device structures assuming usage of standard CMOS processes, and attempt an in-depth comparison study with a conventional thyristor protection scheme incorporating a clamp NMOS device in the input pad. The comparison study mainly focuses on robustness against the human body model electrostatic discharge (HBM ESD) in terms of peak voltages applied to gate oxides in an input buffer and lattice heating inside protection devices based on DC and mixed-mode transient analyses utilizing a 2-dimensional device simulator. We constructed an equivalent circuit for the input HBM test environment of the CMOS chip equipped with the input ESD protection devices, and by executing mixed-mode simulations including up to four protection devices and analyzing the results for five different test modes, we attempt a detailed analysis on the problems which can occur in real HBM tests. We figure out strength of the proposed thyristor-only protection scheme, and suggest guidelines relating the design of the protection devices and circuits.

[1]  T. Polgreen,et al.  A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[2]  Sung-Mo Kang,et al.  Modeling of Electrical Overstress in Integrated Circuits , 1994 .

[3]  Amitava Chatterjee,et al.  Hot-electron reliability and ESD latent damage , 1988 .

[4]  A. Amerasekera,et al.  Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters , 1991 .

[5]  Haigang Feng,et al.  A comparison study of ESD protection for RFICs: performance vs. parasitics , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[6]  C. Sodini,et al.  A comparative study of the effect of dynamic stressing on high-field endurance and stability of reoxidized-nitrided, fluorinated and conventional oxides , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[7]  Chung-Yu Wu,et al.  Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI , 1996 .

[8]  Jin Young Choi.  A Comparison Study of Input ESD Protection Schemes Utilizing NMOS, Thyristor, and Diode Devices , 2010, Commun. Netw..

[9]  Haigang Feng,et al.  A systematic study of ESD protection structures for RF ICs , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[10]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[11]  Jin-Young Choi,et al.  Thyristor Input-Protection Device Suitable for CMOS RF IC’s , 2005 .

[12]  M. Steyaert,et al.  High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection , 2001 .

[13]  Haigang Feng,et al.  A mixed-mode ESD protection circuit simulation-design methodology , 2003 .

[14]  B. Deutschmann,et al.  Using device simulations to optimize ESD protection circuits , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).