Functional fault models and gate level coverage for sequential architectures

This paper introduces and evaluates functional fault models for test pattern generation of sequential circuits at the finite state machine level. Evaluation of the proposed fault models against their gate level fault coverage on multi-level implementations is presented. The relationships between functional and gate level fault coverage are discussed.<<ETX>>

[1]  Irith Pomeranz,et al.  The Multiple Observation Time Test Strategy , 1992, IEEE Trans. Computers.

[2]  Srinivas Devadas,et al.  Test generation and verification for highly sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Irith Pomeranz,et al.  On achieving a complete fault coverage for sequential machines using the transition fault model , 1991, 28th ACM/IEEE Design Automation Conference.

[4]  Franco Fummi,et al.  Functional testing and constrained synthesis of sequential architectures , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  Kwang-Ting Cheng,et al.  Functional test generation for finite state machines , 1990, Proceedings. International Test Conference 1990.

[6]  Kwang-Ting Cheng,et al.  A single-state-transition fault model for sequential machines , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  Deepinder P. Sidhu,et al.  Formal Methods for Protocol Testing: A Detailed Study , 1989, IEEE Trans. Software Eng..