Digital circuit design of ICA based implementation of FPGA for real time Blind Signal Separation

The application of independent component analysis (ICA) algorithm can achieve a real time blind signal separation (BSS) if it is physically implemented using hardware devices. However, due principally to both of the limited size and of the microelectronics technology of the used hardware devices, many practical problem can be encountered to reach the real time processing since the application of the ICA algorithm requires the consumption of a huge number of input signal samples. Hence, the system performance was degraded since we required the consumption of an important number of memory circuits with faster hardware execution time. Therefore, in order to improve the hardware performances of the device, in this paper, the authors proposed the sequential processing of one neuron hardware model based on field programmable gate array (FPGA) implementation. Such approach overcomes the interconnections complexities of the FPGA architecture. Thus, an optimal digital circuit design can be proposed to avoid the consumption of much hardware resources in which a maximum number of samples can be handled while maintaining high speed of hardware processing time. The proposed approach was demonstrated through the experimental study of TIMIT data base exhibiting a hardware execution time of 3.3 mus to process 10000 samples with 57 KHz of sample rates to separate two output independent signals from two input mixed signals.

[1]  Qiuhua Lin,et al.  FPGA Implementation of Infomax BSS Algorithm with Fixed-Point Number Representation , 2005, 2005 International Conference on Neural Networks and Brain.

[2]  Andrzej Cichocki,et al.  Adaptive blind signal and image processing , 2002 .

[3]  Jenq-Neng Hwang,et al.  Handbook of Neural Network Signal Processing , 2000, IEEE Transactions on Neural Networks.

[4]  Salim Chitroub,et al.  Méthodologie de Conception d'une Implémentation Matérielle d'un algorithme par l'Analyse en Composantes Indépendantes pour la Séparation de Signaux , 2007 .

[5]  Terrence J. Sejnowski,et al.  An Information-Maximization Approach to Blind Separation and Blind Deconvolution , 1995, Neural Computation.

[6]  Jagath C. Rajapakse,et al.  Comparative study of implementing ICNNs on FPGAs , 2001, IJCNN'01. International Joint Conference on Neural Networks. Proceedings (Cat. No.01CH37222).

[7]  Hairong Qi,et al.  An FPGA implementation of parallel ICA for dimensionality reduction in hyperspectral images , 2004, IGARSS 2004. 2004 IEEE International Geoscience and Remote Sensing Symposium.

[8]  M.C.E. Yagoub,et al.  Low Cost Architecture of Digital Circuit for FPGA Implementation Based ICA Training Algorithm of Blind Signal Separation , 2007, 2007 International Symposium on Signals, Systems and Electronics.

[9]  Charoensak Charayaphan,et al.  A single-chip FPGA design for real-time ICA-based blind source separation algorithm , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Kuo-Kai Shyu,et al.  FPGA Implementation of FastICA based on Floating-Point Arithmetic Design for Real-Time Blind Source Separation , 2006, The 2006 IEEE International Joint Conference on Neural Network Proceedings.

[11]  Andrzej Cichocki,et al.  Adaptive Blind Signal and Image Processing - Learning Algorithms and Applications , 2002 .

[12]  K. M. Curtis,et al.  Piecewise linear approximation applied to nonlinear function of a neural network , 1997 .