CELLERITY: a fully automatic layout synthesis system for standard cell libraries

This paper describes a fully automatic standard-cell layoutsynthesis system, CELLERITY. The system is flexible insupporting a wide variety of process technologies and a range oflibrary template styles. The tool is fully automatic and providesseveral options to the user to customize the layout template. Thetool considers performance and yield and generates dense,design-rule correct layouts. Experimental results indicate that thearea of CELLERITY-generated standard cells is competitive withmanually designed cells in a majority of circuits. In block-leveltests of industrial circuits, standard-cell blocks generated usingCELLERITY cells are about equal to the block area produced byusing a manually-designed library. Recently, an embeddedmicrocontroller in a state-of-the-art sub-micron processtechnology was fabricated using CELLERITY-generated standard cells.

[1]  C. C. Chen,et al.  The Layout Synthesizer: An Automatic Netlist-to-Layout System , 1989, 26th ACM/IEEE Design Automation Conference.

[2]  Charles J. Poirier.  Excellerator: custom CMOS leaf cell layout generator , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  A. Stauffer,et al.  Optimal CMOS cell transistor placement: a relaxation approach , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[4]  David G. Boyer.  Symbolic layout compaction review , 1988, DAC '88.

[5]  Werner L. Schiele.  Improved Compaction by Minimized Length of Wires , 1983, 20th Design Automation Conference Proceedings.

[6]  P. W. Kollaritsch,et al.  TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout , 1984, ESSCIRC '84: Tenth European Solid-State Circuits Conference.

[7]  T. Sadakane,et al.  A new hierarchical algorithm for transistor placement in CMOS macro cell design , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[8]  Takashi Fujii,et al.  Two-dimensional layout synthesis for large-scale CMOS circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[9]  Chi-Yuan Lo,et al.  GENAC: An Automatic Cell Synthesis Tool , 1989, 26th ACM/IEEE Design Automation Conference.

[10]  M. Y. Hsueh.  Symbolic Layout Compaction , 1984 .

[11]  Carl Sechen,et al.  An area minimizing layout generator for random logic blocks , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[12]  John P. Hayes,et al.  XPRESS: a cell layout generator with integrated transistor folding , 1996, Proceedings ED&TC European Design and Test Conference.

[13]  Ron Y. Pinter,et al.  Optimal Chaining of CMOS Transistors in a Functional Cell , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Takao Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1978, 16th Design Automation Conference.

[15]  Martin D. F. Wong,et al.  Cell area minimization by transistor folding , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[16]  Antun Domic,et al.  CLEO: a CMOS layout generator , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[17]  Xin He,et al.  Minimum area layout of series-parallel transistor networks is NP-hard , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Jin-fuw Lee,et al.  VLSI Layout Compaction with Grid and Mixed Constraints , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Martin D. F. Wong,et al.  Echelon: a multilayer detailed area router , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Yu-Chin Hsu,et al.  LiB: a CMOS cell compiler , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  John P. Hayes,et al.  Layout Minimization of CMOS Cells , 1991 .