Place Reservation technique for online task placement on a multi-context heterogeneous reconfigurable architecture

Dynamically and partially reconfigurable architectures, like FPGAs, have increasingly become heterogeneous with DSP, RAM and communication interface blocks. However, in most of online FPGA task placement approaches, the FPGA is modeled as a homogeneous architecture. In this work, we propose a heuristic which focus on the online task placement problem on a multi-context, dynamically and partially heterogeneous reconfigurable architecture. Configuration Prefetching and Anti-fragmentation well known techniques are combined with the Place Reservation technique in order to improve resource usage capacity. Compared to a placement without reservation, our approach improves, on average, by 33% the number of placed tasks and by 46% the resource utilization rate.

[1]  A. Guessoum,et al.  A Novel approach for accelerating bitstream relocation in many-core partially reconfigurable applications , 2013, 2013 International Conference on Control, Decision and Information Technologies (CoDIT).

[2]  Wayne Luk,et al.  Automated placement of reconfigurable regions for relocatable modules , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Russell Tessier,et al.  FPGA architecture support for heterogeneous, relocatable partial bitstreams , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[4]  Hortensia Mecha,et al.  A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management , 2004, FPL.

[5]  Hortensia Mecha,et al.  2D defragmentation heuristics for hardware multitasking on reconfigurable devices , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[6]  Scott Hauck,et al.  Configuration prefetch for single context reconfigurable coprocessors , 1998, FPGA '98.

[7]  Koen Bertels,et al.  A novel fast online placement algorithm on 2D partially reconfigurable devices , 2009, 2009 International Conference on Field-Programmable Technology.

[8]  Majid Sarrafzadeh,et al.  Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..

[9]  Philippe Millet,et al.  FlexTiles: a globally homogeneous but locally heterogeneous manycore architecture , 2014, RAPIDO '14.

[10]  Hortensia Mecha,et al.  A vertex-list approach to 2D HW multitasking management in RTR FPGAs , 2003 .

[11]  Heiko Kalte,et al.  Task placement for heterogeneous reconfigurable architectures , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[12]  Georgi Gaydadjiev,et al.  Online Task Scheduling for the FPGA-Based Partially Reconfigurable Systems , 2009, ARC.

[13]  Jürgen Teich,et al.  The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer , 2007, J. VLSI Signal Process..