A VLSI implementation of an arithmetic coder for image compression
暂无分享,去创建一个
[1] Jorma Rissanen,et al. A multiplication-free multialphabet arithmetic code , 1989, IEEE Trans. Commun..
[2] Javier D. Bruguera,et al. Implementation of the FFT butterfly with redundant arithmetic , 1996 .
[3] Javier D. Bruguera,et al. A novel design of a two operand normalization circuit , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[4] J. D. Bruguera,et al. A VLSI architecture for arithmetic coding of multilevel images , 1998 .
[5] Yasuhiko Yasuda,et al. Highly efficient entropy coding of multilevel images using a modified arithmetic code , 1991, Other Conferences.
[6] Vojin G. Oklobdzija,et al. An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[7] Glen G. Langdon,et al. An Introduction to Arithmetic Coding , 1984, IBM J. Res. Dev..
[8] Ian H. Witten,et al. Arithmetic coding for data compression , 1987, CACM.